Improvement in Mechanical Durability of Stretchable Charge-Trap Memory Transistors with Engineered Wavy-Dimensional Structures

被引:8
|
作者
Kim, Hyo-Eun [1 ]
Jang, Hye-Won [1 ]
Kim, Gi-Heon [2 ]
Kim, Sang-Kyun [3 ]
Yoon, Sung-Min [1 ]
机构
[1] Kyung Hee Univ, Dept Adv Mat Engn Informat & Elect, Yongin 17104, Gyeonggi Do, South Korea
[2] Elect & Telecommun Res Inst, Daejeon 34129, South Korea
[3] Kolon Ind Inc, Seoul 07793, South Korea
关键词
stretchable electronics; charge-trap memory; wavy-dimensional structure; mechanical strain; durability; THIN-FILM TRANSISTORS; GATE MEMORY; POLYMER; CHANNEL; DEVICES;
D O I
10.1021/acsaelm.0c00604
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Charge-trap memory thin-film transistors (CTM-TFTs) were fabricated with wavy-dimensional structures, and their device performances were demonstrated under mechanically stretching conditions. The fabricated CTM-TFTs obtained a wide memory window of 23.8 V, a steep subthreshold swing of 0.31 V/dec, and a large memory margin (10(6)) with program pulses as short as 1 mu s. Furthermore, the total variations in device parameters could be suppressed within a range of <12% even under stretching conditions with a prestrain as large as 60%. The mechanical durability during the cyclic stretching test with a strain of 50% was significantly improved from 2000 to 30000 cycles when the PI film thickness was reduced from 5.0 to 1.2 mu m. The effects of PI thickness on the mechanical stability of the CTM-TFTs were quantitatively discussed from a viewpoint of surface strain. The difference in critical radius of curvature and the influence of the local strain induced by the spatial fluctuations of the wavy structure were suggested to be critical issues, and hence, the neutral mechanical plane was introduced for further improvement. As a result, the stretchable CTM-TFTs exhibited stable operations until 150000 stretching cycles by the contributions of an ultrathin substrate and a neutral mechanical plane.
引用
收藏
页码:2984 / 2993
页数:10
相关论文
共 39 条
  • [31] Impact of channel thickness on device scaling in vertical InGaZnO channel charge-trap memory transistors with ALD Al 2 O 3 tunneling layer
    Cho, Yun-Ju
    Kwon, Young -Ha
    Seong, Nak-Jin
    Choi, Kyu-Jeong
    Hwang, Chi-Sun
    Yoon, Sung- Min
    [J]. MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2024, 178
  • [32] Mechanically Robust and Highly Flexible Nonvolatile Charge-Trap Memory Transistors Using Conducting-Polymer Electrodes and Oxide Semiconductors on Ultrathin Polyimide Film Substrates
    Yang, Ji-Hee
    Kim, Do-Kyun
    Yoon, Myung-Han
    Kim, Gi-Heon
    Yoon, Sung-Min
    [J]. ADVANCED MATERIALS TECHNOLOGIES, 2019, 4 (10):
  • [33] Photo-Stable Transparent Nonvolatile Memory Thin-Film Transistors Using In-Ga-Zn-O Channel and ZnO Charge-Trap Layers
    Kim, S. J.
    Lee, W. H.
    Byun, C. W.
    Hwang, C. S.
    Yoon, S. M.
    [J]. IEEE ELECTRON DEVICE LETTERS, 2015, 36 (11) : 1153 - 1156
  • [34] Preparation of Mono-Layered Ag Nanoparticles for Charge-Trap Sites of Memory Thin-Film Transistors Using In-Ga-Zn-O Channel
    Park, Min-Ji
    Jeong, Sunho
    Hong, Gyu Ri
    Kim, Sohee
    Kim, Yun Ho
    Choi, Youngmin
    Yoon, Sung-Min
    [J]. ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2017, 6 (01) : Q18 - Q22
  • [35] Introduction of lithography-compatible conducting polymer as flexible electrode for oxide-based charge-trap memory transistors on plastic poly (ethylene naphthalate) substrates
    Yang, Ji-Hee
    Yun, Da-Jeong
    Kim, Seong-Min
    Kim, Do-Kyun
    Yoon, Myung-Han
    Kim, Gi-Heon
    Yoon, Sung-Min
    [J]. SOLID-STATE ELECTRONICS, 2018, 150 : 35 - 40
  • [36] Performance improvement of charge-trap memory by using a stacked Zr0.46Si0.54O2/Al2O3 charge-trapping layer
    Tang, Zhenjie
    Li, Rong
    Hu, Dan
    Zhang, Xiwei
    Zhao, Yage
    [J]. PHYSICA STATUS SOLIDI A-APPLICATIONS AND MATERIALS SCIENCE, 2016, 213 (11): : 3033 - 3038
  • [37] High Performance and Stable Flexible Memory Thin-Film Transistors Using In-Ga-Zn-O Channel and ZnO Charge-Trap Layers on Poly(Ethylene Naphthalate) Substrate
    Kim, So-Jung
    Park, Min-Ji
    Yun, Da-Jeong
    Lee, Won-Ho
    Kim, Gi-Heon
    Yoon, Sung-Min
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (04) : 1557 - 1564
  • [38] Performance Improvement of a Virtual-Ground Nonvolatile Charge-Trap Storage NOR-Type Memory Cell With Optimized Junction Dosage for 45-nm Generation Node
    Ou, T. F.
    Tzeng, W. C.
    Tsai, C. H.
    Lee, G. D.
    Ku, S. H.
    Liu, C. H.
    Liu, K. W.
    Zous, N. K.
    Huang, S. W.
    Chen, M. S.
    Lu, W. P.
    Chen, K. C.
    Lu, Chih-Yuan
    [J]. IEEE ELECTRON DEVICE LETTERS, 2011, 32 (06) : 734 - 736
  • [39] Comparative studies on vertical-channel charge-trap memory thin-film transistors using In-Ga-Zn-O active channels deposited by sputtering and atomic layer depositions
    Kim, Hyeong-Rae
    Kim, Gi-Heon
    Seong, Nak-Jin
    Choi, Kyu-Jeong
    Kim, Sang-Kyun
    Yoon, Sung-Min
    [J]. NANOTECHNOLOGY, 2020, 31 (43)