Improvement in Mechanical Durability of Stretchable Charge-Trap Memory Transistors with Engineered Wavy-Dimensional Structures

被引:8
|
作者
Kim, Hyo-Eun [1 ]
Jang, Hye-Won [1 ]
Kim, Gi-Heon [2 ]
Kim, Sang-Kyun [3 ]
Yoon, Sung-Min [1 ]
机构
[1] Kyung Hee Univ, Dept Adv Mat Engn Informat & Elect, Yongin 17104, Gyeonggi Do, South Korea
[2] Elect & Telecommun Res Inst, Daejeon 34129, South Korea
[3] Kolon Ind Inc, Seoul 07793, South Korea
关键词
stretchable electronics; charge-trap memory; wavy-dimensional structure; mechanical strain; durability; THIN-FILM TRANSISTORS; GATE MEMORY; POLYMER; CHANNEL; DEVICES;
D O I
10.1021/acsaelm.0c00604
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Charge-trap memory thin-film transistors (CTM-TFTs) were fabricated with wavy-dimensional structures, and their device performances were demonstrated under mechanically stretching conditions. The fabricated CTM-TFTs obtained a wide memory window of 23.8 V, a steep subthreshold swing of 0.31 V/dec, and a large memory margin (10(6)) with program pulses as short as 1 mu s. Furthermore, the total variations in device parameters could be suppressed within a range of <12% even under stretching conditions with a prestrain as large as 60%. The mechanical durability during the cyclic stretching test with a strain of 50% was significantly improved from 2000 to 30000 cycles when the PI film thickness was reduced from 5.0 to 1.2 mu m. The effects of PI thickness on the mechanical stability of the CTM-TFTs were quantitatively discussed from a viewpoint of surface strain. The difference in critical radius of curvature and the influence of the local strain induced by the spatial fluctuations of the wavy structure were suggested to be critical issues, and hence, the neutral mechanical plane was introduced for further improvement. As a result, the stretchable CTM-TFTs exhibited stable operations until 150000 stretching cycles by the contributions of an ultrathin substrate and a neutral mechanical plane.
引用
收藏
页码:2984 / 2993
页数:10
相关论文
共 39 条
  • [21] Investigations on Device Design Parameters of All-Oxide Transparent Charge-Trap Memory Thin-Film Transistors
    Yun, Da-Jeong
    Kang, Han-Byeol
    Yoon, Sung-Min
    [J]. 2016 23RD INTERNATIONAL WORKSHOP ON ACTIVE-MATRIX FLATPANEL DISPLAYS AND DEVICES (AM-FPD), 2016, : 175 - 178
  • [22] Improvement of the Charge Retention of a Non-Volatile Memory by a Bandgap-Engineered Charge Trap Layer
    Cui, Ziyang
    Xin, Dongxu
    Kim, Taeyong
    Choi, Jiwon
    Cho, Jaewoong
    Yi, Junsin
    [J]. ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2021, 10 (12)
  • [23] Impacts of HfO2/ZnO Stack-Structured Charge-Trap Layers Controlled by Atomic Layer Deposition on Nonvolatile Memory Characteristics of In-Ga-Zn-O Channel Charge-Trap Memory Thin-Film Transistors
    Na, So-Yeong
    Yoon, Sung-Min
    [J]. IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2019, 7 (01): : 453 - 461
  • [24] On the Reliability of Charge-Trap (CT) Type Three-dimensional (3D) NAND Flash Memory
    Chen, Jiezhi
    [J]. 2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 1212 - 1214
  • [25] Characterization of Programmable Charge-Trap Transistors (CTTs) in Standard 28-nm CMOS for Nonvolatile Memory and Analog Arithmetic Applications
    Du, Yuan
    Li Du
    Fan, Wuyu
    Xiao, Yang
    Chang, Mau-Chung Frank
    [J]. IEEE JOURNAL ON EXPLORATORY SOLID-STATE COMPUTATIONAL DEVICES AND CIRCUITS, 2021, 7 (01): : 10 - 17
  • [26] Charge-trap memory effect in spray deposited ZnO-based electrolyte-gated transistors operating at low voltage
    Vieira, Douglas Henrique
    Nogueira, Gabriel Leonardo
    Nascimento, Mayk Rodrigues
    Fugikawa-Santos, Lucas
    Alves, Neri
    [J]. CURRENT APPLIED PHYSICS, 2023, 53 : 118 - 125
  • [27] Solution-processed zirconium acetylacetonate charge-trap layer for multi-bit nonvolatile thin-film memory transistors
    Lee, Song
    Lee, Jeong-In
    Kim, Chang-Hyun
    Kwon, Jin-Hyuk
    Lee, Jonghee
    Boampong, Amos Amoako
    Kim, Min-Hoi
    [J]. SCIENCE AND TECHNOLOGY OF ADVANCED MATERIALS, 2023, 24 (01)
  • [28] Impacts of Bottom-gate Bias Control for Low-voltage Memory Operations of Charge-trap Memory Thin Film Transistors using Oxide Semiconductors
    Son, Min-Tae
    Kim, So-Jung
    Yoon, Sung-Min
    [J]. JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2019, 19 (01) : 69 - 78
  • [29] Improvement of memory performance by high temperature annealing of the Al2O3 blocking layer in a charge-trap type flash memory device
    Park, Jong Kyung
    Park, Youngmin
    Lim, Sung Kyu
    Oh, Jae Sub
    Joo, Moon Sig
    Hong, Kwon
    Cho, Byung Jin
    [J]. APPLIED PHYSICS LETTERS, 2010, 96 (22)
  • [30] Device Feasibility of 60-nm-Scaled Vertical-Channel Memory Transistors Using InGaZnO Channel and ZnO Charge-Trap Layers
    Cho, Yun-Ju
    Kwon, Young-Ha
    Seong, Nak-Jin
    Choi, Kyu-Jeong
    Kim, Hee-Ok
    Yang, Jong-Heon
    Hwang, Chi-Sun
    Yoon, Sung-Min
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (03) : 1839 - 1844