共 50 条
- [41] Switching noise reduction in clock distribution in mixed-mode VLSI circuits VLSI CIRCUITS AND SYSTEMS, 2003, 5117 : 564 - 573
- [42] Modelling of circuits and systems using PNs with applications to test generation for VLSI circuits 2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 1155 - 1158
- [44] Implementation of motoneuronal behavior using analog VLSI circuits 42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1999, : 145 - 148
- [45] IMPLEMENTING NEURAL ARCHITECTURES USING ANALOG VLSI CIRCUITS IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1989, 36 (05): : 643 - 652
- [46] Analog Layout Density Uniformity Improvement using Interconnect Widening and Dummy Fill Insertion 2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017,
- [48] Improving Copper CMP Topography by Dummy Metal Fill Co-Optimizing Electroplating and CMP Planarization DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION IV, 2010, 7641
- [49] SUPPRESSION OF QUANTUM PARTITION NOISE IN MESOSCOPIC ELECTRON BRANCHING CIRCUITS PHYSICAL REVIEW B, 1994, 49 (15): : 10520 - 10532
- [50] GENERALIZED EFFECT OF DYNAMIC SUPPRESSION OF NOISE FOR THE RESONANCE MEASURING CIRCUITS VESTNIK MOSKOVSKOGO UNIVERSITETA SERIYA 3 FIZIKA ASTRONOMIYA, 1988, 29 (06): : 13 - 16