FPGA-based spectrum analyzer with high area efficiency by Goertzel algorithm

被引:6
|
作者
Lin, Min-Chuan
Tsai, Guo-Ruey
Tu, Yung-Chin
Chang, Tai-Hsiung
Lin, Ching-Hui
机构
关键词
D O I
10.1109/CISP.2008.743
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
FFT algorithm is the popular software design for spectrum analyzer, but doesn't work well for parallel hardware system due to complex calculation and huge memory requirement. Observing the key components of a spectrum analyzer are the intensities for respective frequencies, we propose a Goertzel algorithm to directly extract the intensity factors for respective frequency components in the input signal. Goenzel algorithm dispenses with the memory for z-1 and z-2 processing, and only needs two multipliers and three adders for real number calculation. In this paper, we present the spectrum extraction algorithm and implement a spectrum extractor with high speed and low area consumption in a FPGA (Field Programmable Gate Array) chip. It proves the feasibility of implementing a handheld concurrent multi-channel realtime spectrum analysis IP into a low gate counts and low power consumption CPLD (Complex Programmable Logic Device)chip.
引用
收藏
页码:157 / 159
页数:3
相关论文
共 50 条
  • [21] An FPGA-Based Acceleration Platform for Auction Algorithm
    Zhu, Pengfei
    Zhang, Chun
    Li, Hua
    Cheung, Ray C. C.
    Hu, Bryan
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 1002 - 1005
  • [22] FPGA-based implementation of Optical flow Algorithm
    Allaoui, R.
    Mouane, H. H.
    Asrih, Z.
    Mars, S.
    El Hajjouji, I.
    El Mourabit, A.
    PROCEEDINGS OF 2017 INTERNATIONAL CONFERENCE ON ELECTRICAL AND INFORMATION TECHNOLOGIES (ICEIT 2017), 2017,
  • [23] FPGA-based Efficient Implementation of SURF Algorithm
    Zhang, Ying
    Huang, Yujie
    Han, Jun
    Zeng, Xiaoyang
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 315 - 318
  • [24] FPGA-based high area efficient time-to-digital IP design
    Lin, Min-Chuan
    Tsai, Guo-Ruey
    Liu, Chun-Yi
    Chu, Shi-Shien
    TENCON 2006 - 2006 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2006, : 1075 - +
  • [25] FITVS: A FPGA-based Emulation Tool For High-Efficiency Hardness Evaluation
    Zheng, Hongchao
    Fan, Long
    Yue, Suge
    PROCEEDINGS OF THE 2008 INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS, 2008, : 525 - 531
  • [26] High level area estimation of custom instructions for FPGA-based reconfigurable processors
    Lam, Siew-Kei
    Li, Wen
    Srikanthan, Thambipillai
    2007 6TH INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATIONS & SIGNAL PROCESSING, VOLS 1-4, 2007, : 48 - +
  • [27] A High-Efficiency FPGA-Based Multimode SHA-2 Accelerator
    Hoai Luan Pham
    Thi Hong Tran
    Vu Trung Duong Le
    Nakashima, Yasuhiko
    IEEE ACCESS, 2022, 10 : 11830 - 11845
  • [28] HIGH-LEVEL FPGA-BASED IMPLEMENTATION OF A HYPERSPECTRAL ENDMEMBER EXTRACTION ALGORITHM
    Lopez, Sebastian
    Callico, Gustavo M.
    Medina, Anabella
    Lopez, Jose F.
    Sarmiento, Roberto
    2012 4TH WORKSHOP ON HYPERSPECTRAL IMAGE AND SIGNAL PROCESSING (WHISPERS), 2012,
  • [29] AES Encryption and Decryption Algorithm for High-Speed Design FPGA-Based
    Zhou Yong-hong
    Shao Jin-xiang
    Xiao Shun-wen
    Tang Zheng-ming
    NATIONAL CONFERENCE OF HIGHER VOCATIONAL AND TECHNICAL EDUCATION ON COMPUTER INFORMATION, 2010, : 266 - +
  • [30] Area-efficient FPGA-based FFT processor
    Sansaloni, T
    Pérez-Pascual, A
    Valls, J
    ELECTRONICS LETTERS, 2003, 39 (19) : 1369 - 1370