A new method for the channel-length extraction in MOSFETs with sub-2-nm gate oxide

被引:11
|
作者
Marin, M [1 ]
Deen, MJ
de Murcia, M
Llinares, P
Vildeuil, JC
机构
[1] CNRS, Ctr Elect & Microoptoelect Montpellier, UMR CNRS, F-34095 Montpellier 5, France
[2] STMicroelectronics, F-38926 Crolles, France
[3] McMaster Univ, Dept Elect & Comp Engn, Hamilton, ON L8S 4K1, Canada
[4] CNRS, Ctr Elect Microoptoelect Montpellier, UMR, F-34095 Montpellier 5, France
关键词
channel-length extraction; channel-length reduction; gate tunneling current; thin oxide MOSFETs;
D O I
10.1109/LED.2004.825157
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A simple method to extract the effective channel length in deep-submicrometer devices with sub-2-nm gate oxide thickness is presented. The method uses the measured gate current from accumulation to strong inversion. It is easy to implement fast, and accurate.
引用
收藏
页码:202 / 204
页数:3
相关论文
共 50 条
  • [1] EXTRACTION OF METALLURGICAL EFFECTIVE CHANNEL-LENGTH IN LDD MOSFETS
    HONG, S
    LEE, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (08) : 1461 - 1466
  • [2] A NEW SHIFT AND RATIO METHOD FOR MOSFET CHANNEL-LENGTH EXTRACTION
    TAUR, Y
    ZICHERMAN, DS
    LOMBARDI, DR
    RESTLE, PJ
    HSU, CH
    HANAFI, HI
    WORDEMAN, MR
    DAVARI, B
    SHAHIDI, GG
    IEEE ELECTRON DEVICE LETTERS, 1992, 13 (05) : 267 - 269
  • [3] NEW METHOD FOR EXTRACTION OF EFFECTIVE CHANNEL LENGTH IN SUBMICRON MOSFETS
    INIEWSKI, K
    SALAMA, CAT
    ELECTRONICS LETTERS, 1991, 27 (06) : 508 - 509
  • [4] CHARACTERIZATION OF THE GATE OXIDE THICKNESS AND THE CHANNEL-LENGTH DEPENDENCIES OF HOT-CARRIER DEGRADATION IN LDD P-MOSFETS
    PAN, Y
    NG, KK
    SOLID-STATE ELECTRONICS, 1995, 38 (01) : 183 - 187
  • [5] On the extraction of the channel current in permeable gate oxide MOSFETs
    Palestri, P
    Esseni, D
    Guegan, G
    SOLID-STATE ELECTRONICS, 2004, 48 (04) : 609 - 615
  • [6] ACCURACY OF EFFECTIVE CHANNEL-LENGTH EXTRACTION USING THE CAPACITANCE METHOD
    YAO, CT
    MACK, IA
    LIN, HC
    IEEE ELECTRON DEVICE LETTERS, 1986, 7 (04) : 268 - 270
  • [7] A Impact of Block Oxide on 50 nm Gate Length Planar MOSFETs
    Lin, Jyi-Tsong
    Eng, Yi-Chuen
    Lee, Tai-Yi
    Lin, Kao-Cheng
    Huang, Kuo-Dong
    2006 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2006, : 141 - +
  • [8] A NEW METHOD OF EXTRACTING THE CHANNEL LENGTH FROM THE GATE CURRENT OF P-CHANNEL MOSFETS
    KIM, JS
    SOLID-STATE ELECTRONICS, 1990, 33 (08) : 1097 - 1107
  • [9] Extraction of Gate Resistance in Sub-100-nm MOSFETs With Statistical Verification
    Chen, Xuesong
    Tsai, Mu Kai
    Chen, Chih-Hung
    Lee, Ryan
    Chen, David C.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (09) : 3111 - 3117
  • [10] Alternative gate insulators for deep sub-micron channel length MOSFETs
    Rao, VR
    Eisele, I
    Grabolla, T
    SEMICONDUCTOR DEVICES, 1996, 2733 : 54 - 56