High performance CMOS variability in the 65nm regime and beyond

被引：74
|
作者：
Nassif, Sani
Bernstein, Kerry
Frank, David J.
Gattiker, Anne
Haensch, Wilfried
Ji, Brian L.
Nowak, Ed
Pearson, Dale
Rohrer, Norman J.
机构：
来源：
2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2 | 2007年
关键词：
D O I：
10.1109/IEDM.2007.4419002
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
引用
收藏
页码：569 / 571
页数：3
相关论文
共 50 条
  • [11] High performance and low power transistors integrated in 65nm bulk CMOS technology
    Luo, Z
    Steegen, A
    Eller, A
    Mann, R
    Baiocco, C
    Nguyen, P
    Kim, L
    Hoinkis, A
    Ku, V
    Klee, V
    Jamin, F
    Wrschka, P
    Shafer, P
    Lin, W
    Fang, S
    Ajmera, A
    Tan, W
    Park, D
    Mo, R
    Lian, J
    Vietzke, D
    Coppock, C
    Vayshenker, A
    Hook, T
    Chan, V
    Kim, K
    Cowley, A
    Kim, S
    Kaltalioglu, E
    Zhang, B
    Marokkey, S
    Lin, Y
    Lee, K
    Zhu, H
    Weybright, A
    Rengarajan, R
    Ku, J
    Schiml, T
    Sudijono, J
    Yang, I
    Wann, C
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 661 - 664
  • [12] Design challenges at 65nm and beyond
    Kahng, Andrew B.
    2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 1466 - 1467
  • [13] DFM Issues for 65nm and Beyond
    Kawa, Jamil
    Chiang, Charles
    GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, 2007, : 318 - 322
  • [14] High Performance Circuit Techniques for Nueral Front-End design in 65nm CMOS
    Nagulapalli, R.
    Hayatleh, K.
    Barker, S.
    Zourob, S.
    Yassine, N.
    Reddy, B. Naresh Kumar
    2018 9TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT), 2018,
  • [15] 65nm CMOS BULK to SOI comparison
    Pelloie, J. L.
    Laplanche, Y.
    Chen, T. F.
    Huang, Y. T.
    Liu, P. W.
    Chiang, W. T.
    Huang, M. Y. T.
    Tsai, C. H.
    Cheng, Y. C.
    Tsai, C. T.
    Ma, G. H.
    2007 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 2007, : 69 - +
  • [16] Optimal Body Biasing for Maximizing Circuit Performance in 65nm CMOS Technology
    Moradi, Farshad
    Tuan Vu Cao
    Wisland, Dag T.
    Aunet, Snorre
    Mahmoodi, Hamid
    2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
  • [17] Lithography oriented Dff for 65nm and beyond
    Kyoh, S.
    Kotani, T.
    Kobayashi, S.
    Ikeuchi, A.
    Inoue, S.
    DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING IV, 2006, 6156
  • [18] Performance Enhanced Op-Amp for 65nm CMOS Technologies and Below
    Perez, Aldo Pena
    Maloberti, Franco
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 201 - 204
  • [19] Advanced surface cleaning strategy for 65nm CMOS device performance enhancement
    Arnaud, F
    Bernard, H
    Beverina, A
    El-Farhane, R
    Duriez, B
    Barla, K
    Levy, D
    ULTRA CLEAN PROCESSING OF SILICON SURFACES VII, 2005, 103-104 : 37 - 40
  • [20] Ultra-low cost and high performance 65nm CMOS device fabricated with plasma doping
    Lallement, F
    Duriez, B
    Grouillet, A
    Arnaud, F
    Tavel, B
    Wacquant, F
    Stolk, P
    Woo, M
    Erokhin, Y
    Scheuer, J
    Godet, L
    Weeman, J
    Distaso, D
    Lenoble, D
    2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2004, : 178 - 179
12345