Area efficient systolic Multiplier for GF(2m)

被引：0
|
作者：
Kim, HS [1 ]
Kim, YK [1 ]
Yoo, KY [1 ]
机构：
[1] Kyungpook Natl Univ, Taegu 702701, South Korea
来源：
PDPTA'2001: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS | 2001年
关键词：
modular multiplication; systolic array; galois field; partition; pipelining;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents a new LSB-first partitioned systolic array for modular multiplication in GF(2(m)) based on standard basis representation. Thereafter, the proposed multiplier is analyzed and compared with a previous multiplier. As compared to the related multiplier presented by Yeh et al the proposed partitioned systolic array requires significantly small number of basic cells. It requires only m/2 number of basic cells and has the same throughput rate as when it is partitioned with the half number of PEs.
引用
收藏
页码：687 / 691
页数：3
相关论文
共 50 条
  • [41] Hardware-efficient systolic architecture for inversion and division in GF(2m)
    Guo, JH
    Wang, CL
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1998, 145 (04): : 272 - 278
  • [42] An efficient parallel systolic array for AB2 over GF(2m)
    Kim, Kee-Won
    Lee, Won-Jin
    IEICE ELECTRONICS EXPRESS, 2013, 10 (20):
  • [43] Low-Latency Area-Delay-Efficient Systolic Multiplier over GF(2m) for a Wider Class of Trinomials using Parallel Register Sharing
    Xie, Jiafeng
    Meher, Pramod Kumar
    He, Jianjun
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 89 - 92
  • [44] Efficient Bit-Serial Finite Field Montgomery Multiplier in GF(2m)
    Wu, Huapeng
    2014 4TH IEEE INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE AND TECHNOLOGY (ICIST), 2014, : 527 - 530
  • [45] Design of Power Efficient Bit Serial Finite Field GF(2m) Multiplier
    Desale, Yogesh G.
    Ingale, V. V.
    2019 IEEE 5TH INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2019,
  • [46] An area-efficient design for modular inversion in GF(2m)
    Wang, Jian
    Jiang, Anping
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1496 - +
  • [47] An Efficient Multiplier/Divider Design for Elliptic Curve Cryptosystem over GF(2m)
    Shieh, Ming-Der
    Chen, Jun-Hong
    Lin, Wen-Ching
    Wu, Chien-Ming
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2009, 25 (05) : 1555 - 1573
  • [48] An area-efficient bit-serial sequential polynomial basis finite field GF (2m) multiplier
    Pillutla, Siva Ramakrishna
    Boppana, Lakshmi
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2020, 114
  • [49] Two systolic architectures for multiplication in GF(2m)
    Tsai, WC
    Wang, SJ
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2000, 147 (06): : 375 - 382
  • [50] High Speed Bit-Parallel Systolic Multiplier over GF (2m) for Cryptographic Application
    Sargunam, B.
    Mozhi, S. Arul
    Dhanasekaran, R.
    2012 IEEE INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2012, : 244 - 247
12345