Area efficient systolic Multiplier for GF(2m)

被引：0

作者：

Kim, HS ^{[1
]}

Kim, YK ^{[1
]}

Yoo, KY ^{[1
]}

机构：

[1] Kyungpook Natl Univ, Taegu 702701, South Korea

来源：

PDPTA'2001: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS | 2001年

关键词：

modular multiplication; systolic array; galois field; partition; pipelining;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a new LSB-first partitioned systolic array for modular multiplication in GF(2(m)) based on standard basis representation. Thereafter, the proposed multiplier is analyzed and compared with a previous multiplier. As compared to the related multiplier presented by Yeh et al the proposed partitioned systolic array requires significantly small number of basic cells. It requires only m/2 number of basic cells and has the same throughput rate as when it is partitioned with the half number of PEs.

引用

页码：687 / 691

页数：3

共 50 条

[21] Low-latency area-efficient systolic bit-parallel GF(2m) multiplier for a narrow class of trinomials
Pillutla, Siva Ramakrishna
Boppana, Lakshmi
MICROELECTRONICS JOURNAL, 2021, 117
[22] Area-efficient low-latency polynomial basis finite field GF(2m) systolic multiplier for a class of trinomials
Pillutla, Siva Ramakrishna
Boppana, Lakshmi
MICROELECTRONICS JOURNAL, 2020, 97
[23] An efficient reconfigurable multiplier architecture for Galois field GF(2m)
Kitsos, P
Theodoridis, G
Koufopavlou, O
MICROELECTRONICS JOURNAL, 2003, 34 (10) : 975 - 980
[24] Efficient Digit Serial Dual Basis GF(2m) Multiplier
Chang, Po-Lun
Hsieh, Fei-Hu
Chen, Liang-Hwa
Lee, Chiou-Yng
ICIEA 2010: PROCEEDINGS OF THE 5TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOL 1, 2010, : 180 - +
[25] An area-efficient systolic division circuit over GF(2m) for secure communication
Wu, CH
Wu, CM
Shieh, MD
Hwang, YT
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 733 - 736
[26] Efficient cellular automata based versatile multiplier for GF(2m)
Li, H
Zhang, CN
JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2002, 18 (04) : 479 - 488
[27] FAST VLSI MULTIPLIER FOR GF(2M ).
Scott, P.Andrew
Tavares, Stafford E.
Peppard, Lloyd E.
IEEE Journal on Selected Areas in Communications, 1984, SAC-4 (01) : 62 - 66
[28] A FAST VLSI MULTIPLIER FOR GF(2M)
SCOTT, PA
TAVARES, SE
PEPPARD, LE
IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1986, 4 (01) : 62 - 66
[29] Montgomery multiplier and squarer in GF(2m)
Wu, HP
CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS-CHES 2000, PROCEEDINGS, 2001, 1965 : 264 - 276
[30] A fast digit-serial systolic multiplier for finite field GF(2m)
Kim, Chang Hoon
Kwon, Soonhak
Hong, Chun Pyo
ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 1268 - 1271

← 1 2 3 4 5 →