Complexity analysis of the cost-table approach to the design of multiple-valued logic circuits

被引：0
|
作者：
Schueller, KA [1 ]
Butler, JT [1 ]
机构：
[1] USN,POSTGRAD SCH,DEPT ELECT & COMP ENGN,MONTEREY,CA 93943
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1997年 / 46卷 / 02期
基金：
美国国家科学基金会;
关键词：
computational complexity; cost-table; cost function; logic design; minimization; multiple-valued logic; NP-complete; synthesis;
D O I：
10.1109/12.565599
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
We analyze the computational complexity of the cost-table roach to designing multiple-valued logic circuits that is applicable to I(2)L, CCDs, current-mode CMOS, and RTDs. We show that this approach is NP-complete. An efficient algorithm is shown for finding the exact minimal realization of a given function by a given cost-table.
引用
收藏
页码：205 / 209
页数：5
相关论文
共 50 条
  • [1] A multiple-valued logic approach to the design and verification of hardware circuits
    Rosenmann, Amnon
    [J]. JOURNAL OF APPLIED LOGIC, 2016, 15 : 69 - 93
  • [2] Multiple-Valued Reversible Logic Circuits
    De Vos, Alexis
    Van Rentergem, Yvan
    [J]. JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2009, 15 (5-6) : 489 - 505
  • [3] ON THE DESIGN OF COST-TABLES FOR REALIZING MULTIPLE-VALUED CIRCUITS
    SCHUELLER, KA
    BUTLER, JT
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1992, 41 (02) : 178 - 189
  • [4] Test generation for multiple faults in multiple-valued logic circuits
    Pan, ZL
    [J]. ICEMI'2003: PROCEEDINGS OF THE SIXTH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOLS 1-3, 2003, : 618 - 621
  • [5] Voltage comparator circuits for multiple-valued CMOS logic
    Guo, YB
    Current, KW
    [J]. ISMVL 2002: 32ND IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2002, : 67 - 73
  • [6] A test algorithm for multiple-valued logic combinational circuits
    Levashenko, V
    Moraga, K
    Kholovinski, G
    Yanushkevich, S
    Shmerko, V
    [J]. AUTOMATION AND REMOTE CONTROL, 2000, 61 (05) : 844 - 857
  • [7] Design methodology of multiple-valued logic voltage-mode storage circuits
    Thoidis, I
    Soudris, D
    Karafyllidis, I
    Thanailakis, A
    Stouraitis, T
    [J]. ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A125 - A128
  • [8] Multiple-valued logic circuits design using negative differential resistance devices
    Berezowski, Krzysztof S.
    Vrudhula, Sarma B. K.
    [J]. JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2007, 13 (4-6) : 447 - 466
  • [9] Conquering Uncertainty in Multiple-Valued Logic Design
    Denis V. Popel
    [J]. Artificial Intelligence Review, 2003, 20 : 419 - 443
  • [10] Multiple-valued logic design based on the multiple-peak BiCMOS-NDR circuits
    Gan, Kwang-Jow
    Lu, Jeng-Jong
    Yeh, Wen-Kuan
    Chen, Yaw-Hwang
    Chen, Yan-Wun
    [J]. ENGINEERING SCIENCE AND TECHNOLOGY-AN INTERNATIONAL JOURNAL-JESTECH, 2016, 19 (02): : 888 - 893
12345