High rate soft output Viterbi decoder

被引：5
|
作者：
Luthi, E [1 ]
Casseau, E [1 ]
机构：
[1] ECOLE NATL SUPER TELECOMMUN BRETAGNE,INTEGRATED CIRCUITS TELECOMMUN LAB,F-29285 BREST,FRANCE
来源：
EUROPEAN DESIGN & TEST CONFERENCE 1996 - ED&TC 96, PROCEEDINGS | 1996年
关键词：
D O I：
10.1109/EDTC.1996.494319
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：315 / 319
页数：5
相关论文
共 50 条
  • [21] FPGA Design and Implementation of Soft-decision Viterbi Decoder
    Li Ming
    Xia Enjun
    PROCEEDINGS OF THE SECOND INTERNATIONAL SYMPOSIUM ON TEST AUTOMATION & INSTRUMENTATION, VOLS 1-2, 2008, : 395 - 398
  • [22] High performance Viterbi decoder for OFDM systems
    Akay, E
    Ayanoglu, E
    VTC2004-SPRING: 2004 IEEE 59TH VEHICULAR TECHNOLOGY CONFERENCE, VOLS 1-5, PROCEEDINGS, 2004, : 323 - 327
  • [23] Prototyping of a high performance generic Viterbi decoder
    Obeid, AM
    Ortiz, AG
    Ludewig, R
    Glesner, M
    13TH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS, 2002, : 42 - 47
  • [24] HIGH-SPEED VLSI ARCHITECTURES FOR SOFT-OUTPUT VITERBI DECODING
    JOERESSEN, OJ
    VAUPEL, M
    MEYR, H
    JOURNAL OF VLSI SIGNAL PROCESSING, 1994, 8 (02): : 169 - 181
  • [25] High-speed VLSI architectures for soft-output Viterbi decoding
    Joeressen, Olaf J.
    Vaupel, Martin
    Meyr, Heinrich
    Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, 1994, 8 (02): : 169 - 181
  • [26] A real-time embedded software implementation of a turbo encoder and Soft Output Viterbi Algorithm based turbo decoder
    Sabir, MF
    Tripathi, R
    Evans, BL
    Bovik, AC
    THIRTY-SIXTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS - CONFERENCE RECORD, VOLS 1 AND 2, CONFERENCE RECORD, 2002, : 1099 - 1103
  • [27] Impact of code rate on the Performance of Viterbi decoder in AWGN Channel
    Viraktamath, S. V.
    Patil, Preeya H.
    Attimarad, G. V.
    2014 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (IEEE ICCIC), 2014, : 379 - 382
  • [28] A new architecture for the Viterbi decoder for code rate k/n
    Li, HL
    Chakrabarti, C
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1996, 44 (02) : 158 - 164
  • [29] Fast parallel soft Viterbi decoder mapping on a reconfigurable DSP platform
    Kamalizad, A
    Plettner, R
    Pan, CZ
    Bagherzadeh, N
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 3 - 6
  • [30] Modified Soft Output Viterbi Error Correcting Algorithm
    Gnanasekaran, T.
    Duraiswamy, K.
    INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2008, 8 (09): : 161 - 165
12345