An Analytical Study of Power Delivery Systems for Many-Core Processors Using On-Chip and Off-Chip Voltage Regulators

被引:18
|
作者
Wang, Xuan [1 ]
Xu, Jiang [1 ]
Wang, Zhe [1 ]
Chen, Kevin J. [1 ]
Wu, Xiaowen [1 ]
Wang, Zhehui [1 ]
Yang, Peng [1 ]
Duong, Luan H. K. [1 ]
机构
[1] Hong Kong Univ Sci & Technol, Hong Kong, Hong Kong, Peoples R China
关键词
Analytical modeling; on-chip voltage regulator; optimization; power delivery system; DC-DC CONVERTER; BUCK CONVERTER; OPTIMAL-DESIGN;
D O I
10.1109/TCAD.2015.2413400
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Design of power delivery system has great influence on the power management in many-core processor systems. Moving voltage regulators from off-chip to on-chip gains more and more interest in the power delivery system design, because it is able to provide fine-grained dynamic voltage scaling. Previous works are proposed to implement power efficient on-chip voltage regulators. It is important to analyze the characteristics of the entire power delivery system to explore the trade-off between the promising properties and costs of employing on-chip voltage regulators, especially the on-chip buck converters. In this paper, we present a novel analysis and design optimization platform of power delivery system called power supply on-chip (PowerSoC). It employs an analytical model to provide an accurate and fast evaluation of important characteristics, e.g., power efficiency, output stability, and dynamic voltage scaling, for the entire power delivery system consisting of on-chip/off-chip buck converters and power delivery network. Based on our model, geometric programming is utilized to find the optimal design for different power delivery systems and explore the tradeoff of using on-chip converters. Compared with SPICE simulations, our model achieves a simulation time reduction of six to seven orders of magnitude within 5% model error for the characteristic evaluation of different power delivery systems. By using PowerSoC, various architectures of power delivery systems are optimized for power efficiency under constraints of output stability, area, etc. Simulation results show that the hybrid architecture, consisting of both on-chip and off-chip converters, achieves 1.0% power efficiency improvement and 66.4% area reduction of converters, compared to the conventional design. We conclude the hybrid architecture has potential for efficient dynamic voltage scaling, small area, and the adaptability of the change of power delivery network parasitic, but careful account for the overhead of on-chip converters is needed.
引用
收藏
页码:1401 / 1414
页数:14
相关论文
共 50 条
  • [41] Identification of Many-core Systems-on-Chip with Input and Output Noises
    Diversi, Roberto
    Tilli, Andrea
    Bartolini, Andrea
    Benini, Luca
    2013 IEEE 52ND ANNUAL CONFERENCE ON DECISION AND CONTROL (CDC), 2013, : 6481 - 6488
  • [42] Energy-Efficient Power Delivery System Paradigms for Many-Core Processors
    Li, Haoran
    Wang, Xuan
    Xu, Jiang
    Wang, Zhe
    Maeda, Rafael K. V.
    Wang, Zhehui
    Yang, Peng
    Duong, Luan H. K.
    Wang, Zhifei
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (03) : 449 - 462
  • [43] ControlPULP: A RISC-V On-Chip Parallel Power Controller for Many-Core HPC Processors with FPGA-Based Hardware-In-The-Loop Power and Thermal Emulation
    Ottaviano, Alessandro
    Balas, Robert
    Bambini, Giovanni
    Del Vecchio, Antonio
    Ciani, Maicol
    Rossi, Davide
    Benini, Luca
    Bartolini, Andrea
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2024, 52 (1-2) : 93 - 123
  • [44] On-chip vs. off-chip memory: The data partitioning problem in embedded processor-based systems
    Panda, PR
    Dutt, ND
    Nicolau, A
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2000, 5 (03) : 682 - 704
  • [45] Statistical Analysis of Off-chip Power-Integrity for Multicore Systems
    Han, Sodam
    Moon, Sungwook
    Son, Jungil
    Nam, Seungki
    2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 991 - 995
  • [46] ControlPULP: A RISC-V On-Chip Parallel Power Controller for Many-Core HPC Processors with FPGA-Based Hardware-In-The-Loop Power and Thermal Emulation
    Alessandro Ottaviano
    Robert Balas
    Giovanni Bambini
    Antonio Del Vecchio
    Maicol Ciani
    Davide Rossi
    Luca Benini
    Andrea Bartolini
    International Journal of Parallel Programming, 2024, 52 : 93 - 123
  • [47] Thermal and Performance Efficient On-Chip Surface-Wave Communication for Many-Core Systems in Dark Silicon Era
    Karkar, Ammar
    Dahir, Nizar
    Mak, Terrence
    Tong, Kin-Fai
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2022, 18 (03)
  • [48] An On-Chip Load Model for Off-Chip PDN Analysis Considering Interdependency Between Supply Voltage, Current Profile and Clock Latency
    Chen, Jun
    Kanamoto, Toshiki
    Kando, Hajime
    Hashimoto, Masanori
    2018 IEEE 22ND WORKSHOP ON SIGNAL AND POWER INTEGRITY (SPI), 2018,
  • [49] Resource Sharing in Networks-on-Chip of Large Many-core Embedded Systems
    Sibai, Fadi N.
    2009 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING WORKSHOPS (ICPPW 2009), 2009, : 513 - 519
  • [50] RISO: Enforce Noninterfered Performance With Relaxed Network-on-Chip Isolation in Many-Core Cloud Processors
    Lu, Hang
    Fu, Binzhang
    Wang, Ying
    Han, Yinhe
    Yan, Guihai
    Li, Xiaowei
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (12) : 3053 - 3064