A CMOS Under-voltage Lockout Circuit

被引：0
|
作者：
Hoque, Mohammad R. [1 ]
Ang, Simon S. [2 ]
机构：
[1] Texas Instruments Inc, Portable Power Management Grp, Dallas, TX 75002 USA
[2] Univ Arkansas, Dept Elect Engn, Bell Engn Ctr 3217, Fayetteville, AR 72701 USA
来源：
WCECS 2008: WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE | 2008年
关键词：
power good monitor; voltage protection circuit; UVLO;
D O I：
暂无
中图分类号：
TP39 [计算机的应用];
学科分类号：
081203 ; 0835 ;
摘要：
Anew configuration for a CMOS under voltage lockout (UVLO) circuit is described. This circuit consists of a pre-regulator, a hysteresis control resistor divider and an inverter pair. The UVLO circuit was fabricated using a 0.5 mu m CMOS technology operating at a supply voltage of up to 5V, yielding a low quiescent current of 12 mu A, an input high threshold voltage of 3.75 V and a hysteresis of 0.55 V.
引用
收藏
页码：173 / 176
页数：4
相关论文
共 50 条
  • [21] Compact and Low-Power Under-Voltage Lockout and Thermal-Shutdown Protection Circuits Using a Novel Low-IQ All-in-One Bandgap Comparator
    Van Ha Nguyen
    Ly, Nam
    Alameh, Abdul Hafiz
    Blaquiere, Yves
    Cowan, Glenn
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [22] Research on the application of intelligent under-frequency/under-voltage load shedding considering demand response
    He Qing
    Ma Shicong
    Yi Jun
    Bo Guangquan
    2016 CHINA INTERNATIONAL CONFERENCE ON ELECTRICITY DISTRIBUTION (CICED), 2016,
  • [23] A CMOS Power Management Unit with Undervoltage Lockout Circuit as Startup for Piezoelectric Energy Harvesting Applications
    Lorenzo Mindoro, Steven
    Owen Cabuyadao, John
    Leynes, Arcel
    Sophia Ralota, Maria
    Renzo Sanchez, Zyrel
    Richard Hizon, John
    Rosales, Marc
    Theresa de Leon, Maria
    18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021), 2021, : 131 - 132
  • [24] A temperature and supply voltage independent CMOS voltage reference circuit
    Matsuda, T
    Minami, R
    Kanamori, A
    Iwata, H
    Ohzone, T
    Yamamoto, S
    Ihara, T
    Nakajima, S
    IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (05) : 1087 - 1093
  • [25] VOLTAGE REGULATOR CIRCUIT FOR CMOS SUBSTRATE VOLTAGE GENERATOR.
    Anon
    IBM technical disclosure bulletin, 1985, 28 (03): : 1287 - 1288
  • [26] CMOS high voltage controller integrated circuit
    Blanar, George
    Sumner, Richard
    IEEE Transactions on Nuclear Science, 1998, 45 (3 pt 1): : 798 - 800
  • [27] A low voltage CMOS bandgap reference circuit
    Wadhwa, Sanjay K.
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 2693 - 2696
  • [28] A CMOS high voltage controller integrated circuit
    Blanar, G
    Sumner, R
    1997 IEEE NUCLEAR SCIENCE SYMPOSIUM - CONFERENCE RECORD, VOLS 1 & 2, 1998, : 694 - 696
  • [29] Low-voltage CMOS bias circuit
    Seevinck, E
    duPlessis, M
    Joubert, TH
    Theron, AE
    ELECTRONICS LETTERS, 1996, 32 (20) : 1879 - 1880
  • [30] A CMOS high voltage controller integrated circuit
    Blanar, G
    Sumner, R
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1998, 45 (03) : 798 - 800
12345