A CMOS Under-voltage Lockout Circuit

被引：0
|
作者：
Hoque, Mohammad R. [1 ]
Ang, Simon S. [2 ]
机构：
[1] Texas Instruments Inc, Portable Power Management Grp, Dallas, TX 75002 USA
[2] Univ Arkansas, Dept Elect Engn, Bell Engn Ctr 3217, Fayetteville, AR 72701 USA
来源：
WCECS 2008: WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE | 2008年
关键词：
power good monitor; voltage protection circuit; UVLO;
D O I：
暂无
中图分类号：
TP39 [计算机的应用];
学科分类号：
081203 ; 0835 ;
摘要：
Anew configuration for a CMOS under voltage lockout (UVLO) circuit is described. This circuit consists of a pre-regulator, a hysteresis control resistor divider and an inverter pair. The UVLO circuit was fabricated using a 0.5 mu m CMOS technology operating at a supply voltage of up to 5V, yielding a low quiescent current of 12 mu A, an input high threshold voltage of 3.75 V and a hysteresis of 0.55 V.
引用
收藏
页码：173 / 176
页数：4
相关论文
共 50 条
  • [1] A 200-pA under-voltage lockout circuit for ultra-low power applications
    Chatterjee, Shouri
    Chowdary, Gajendranath
    2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
  • [2] An Ultra-Low Quiescent Current Under-Voltage Lockout Circuit for a High-Voltage Gate Driver IC
    Cho, Kunhee
    ELECTRONICS, 2020, 9 (10) : 1 - 9
  • [3] A proposed under-voltage lockout of compensated temperature coefficient threshold voltage without comparator
    Huang, Xiaozong
    Shi, Jiangang
    Liu, Lintao
    Luo, Jun
    Huang, Wengang
    He, Zhengrong
    Journal of Theoretical and Applied Information Technology, 2012, 44 (01) : 117 - 120
  • [4] A novel under-voltage and over-voltage detection circuit with voltage detector using one transistor
    Kwon, Duckki
    Lee, Kyoungmin
    Han, JaeHyun
    IEICE ELECTRONICS EXPRESS, 2011, 8 (22): : 1882 - 1886
  • [5] A high reliability under-voltage lock out circuit for power driver IC
    Ding, Liqiang
    Cai, Xiaowu
    Gao, Mali
    Xia, Ruirui
    Gao, Yuexin
    INTEGRATION-THE VLSI JOURNAL, 2023, 88 (166-172) : 166 - 172
  • [6] Intelligent under-voltage load curtailment
    Poshtan, Majid
    Farinwata, Shehu
    2006 IEEE INTERNATIONAL CONFERENCE ON FUZZY SYSTEMS, VOLS 1-5, 2006, : 1721 - +
  • [7] An under-voltage load shedding scheme to prevent voltage collapse in a microgrid
    Pourghasem, Pouya
    Seyedi, Heresh
    2019 INTERNATIONAL CONFERENCE ON PROTECTION AND AUTOMATION OF POWER SYSTEM (IPAPS), 2019, : 12 - 16
  • [8] Automatic Under-Voltage Load Shedding: A Systematic Review
    Mollah, K.
    Bahadornejad, M.
    Nair, N. -K. C.
    Ancell, G.
    2012 IEEE POWER AND ENERGY SOCIETY GENERAL MEETING, 2012,
  • [9] Optimization Design of under Voltage Lockout Circuit in Power Management Chips Based on Standard BCD Process
    Liu, Shulin
    Wang, Qianqian
    Wang, Chaoying
    Huang, Zhi
    2017 2ND IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM), 2017, : 82 - 85
  • [10] Coordinated Strategy for Under-voltage and Under-frequency Load Shedding
    Mollah, Kaiumuzzaman
    Nair, Nirmal C-K
    2010 20TH AUSTRALASIAN UNIVERSITIES POWER ENGINEERING CONFERENCE (AUPEC 2010): POWER QUALITY FOR THE 21ST CENTURY, 2010,
12345