Pixel/DRAM/logic 3-layer stacked CMOS image sensor technology

被引：0

作者：

Tsugawa, H. ^{[1
]}

Takahashi, H. ^{[1
]}

Nakamura, R. ^{[1
]}

Umebayashi, T. ^{[1
]}

Ogita, T. ^{[1
]}

Okano, H. ^{[1
]}

Iwase, K. ^{[1
]}

Kawashima, H. ^{[1
]}

Yamasaki, T. ^{[2
]}

Yoneyama, D. ^{[2
]}

Hashizume, J. ^{[1
]}

Nakajima, T. ^{[1
]}

Murata, K. ^{[1
]}

Kanaishi, Y. ^{[1
]}

Ikeda, K. ^{[2
]}

Tatani, K. ^{[1
]}

Nagano, T. ^{[1
]}

Nakayama, H. ^{[2
]}

Haruta, T. ^{[1
]}

Nomoto, T. ^{[1
]}

机构：

[1] Sony Semicond Solut Corp, Atsugi, Kanagawa, Japan

[2] Sony Semicond Mfg Corp, Nagasaki, Japan

来源：

2017 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM) | 2017年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We developed a CMOS image sensor (CIS) chip, which is stacked pixel/DRAM/logic. In this CIS chip, three Si substrates are bonded together, and each substrate is electrically connected by two-stacked through-silica vias (TSVs) through the CIS or dynamic random access memory (DRAM). We obtained low resistance, low leakage current, and high reliability characteristics of these TSVs. Connecting metal with TSVs through DRAM can be used as low resistance wiring for a power supply. The Si substrate of the DRAM can be thinned to 3 mu m, and its memory retention and operation characteristics are sufficient for specifications after thinning. With this stacked CIS chip, it is possible to achieve less rolling shutter distortion and produce super slow motion video.

引用

页数：4

共 50 条

[41] Transversal-readout CMOS active pixel image sensor
Miyatake, S
Ishida, K
Morimoto, T
Masaki, Y
Tanabe, H
SENSORS AND CAMERA SYSTEMS FOR SCIENTIFIC, INDUSTRIAL, AND DIGITAL PHOTOGRAPHY APPLICATIONS II, 2001, 4306 : 128 - 136
[42] Storage Logic Primitives Based on Stacked Memristor-CMOS Technology
Cho, Sung-Wan
Eshraghian, Jason
Eom, Ju-Song
Kim, Sungjin
Cho, Kyoungrok
JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2016, 16 (12) : 12726 - 12731
[43] A CMOS image sensor with a double-junction active pixel
Findlater, KM
Renshaw, D
Hurwitz, JED
Henderson, RK
Purcell, MD
Smith, SG
Bailey, TER
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (01) : 32 - 42
[44] New Active Digital Pixel Circuit for CMOS Image Sensor
WU Sun-tao1
2. Faculty of Informatics
SemiconductorPhotonicsandTechnology, 2001, (02) : 65 - 69
[45] CMOS image sensor with pseudorandom pixel placement for jaggy elimination
Akita, Junichi
IEICE ELECTRONICS EXPRESS, 2017, 14 (09):
[46] A Novel Asynchronous Pixel for an Energy Harvesting CMOS Image Sensor
Shi, Chao
Law, Man Kay
Bermak, Amine
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (01) : 118 - 129
[47] A digital CMOS active pixel image sensor for multimedia applications
Zhou, ZM
Pain, B
Woo, J
Fossum, ER
DETECTORS, FOCAL PLANE ARRAYS, AND APPLICATIONS, 1996, 2894 : 282 - 288
[48] 3-layer Fine Pitch Cu-Cu Hybrid Bonding Demonstrator With High Density TSV For Advanced CMOS Image Sensor Applications
Nicolas, Stephane
Suarez-Berru, Jerzy-Javier
Bresson, Nicolas
Socquet-Clerc, Carole
Assous, Myriam
Borel, Stephan
Velard, Remi
Dechamp, Jerome
Bouis, Renan
Roman, Antonio
Abadie, Karine
Hebras, Damien
PROCEEDINGS OF THE IEEE 74TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC 2024, 2024, : 305 - 311
[49] Research on Pixel MTF of Backside Illumination CMOS Image Sensor
Wang, GengYun
Xie, Lili
Bu, Hongbo
AOPC 2021: OPTOELECTRONICS AND NANOPHOTONICS, 2021, 12062
[50] A Reconfigurable Convolution-in-Pixel CMOS Image Sensor Architecture
Song, Ruibing
Huang, Kejie
Wang, Zongsheng
Shen, Haibin
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2022, 32 (10) : 7212 - 7225

← 1 2 3 4 5 →