A Unified {2n-1, 2n, 2n+1} RNS Scaler with Dual Scaling Constants

被引:0
|
作者
Low, Jeremy Yung Shern [1 ]
Tay, Thian Fatt [1 ]
Chang, Chip-Hong [1 ]
机构
[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore 639798, Singapore
关键词
SCHEME;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Scaling is often used to prevent overflow in digital signal processing (DSP). Unfortunately, scaling in residue number system (RNS) consumes significant hardware area and delay. The problem is worsened when more than one scaling factors are needed. Applications in which the computation results fall into two distinct dynamic ranges could benefit from having two scaling factors for better trade-off between precision and hardware savings. This paper presents a new unified architecture for scaling an integer in the three-moduli set {2(n)-1, 2(n), 2(n)+1} RNS by two different scaling factors, 2(n)(2(n)+1) and 2(n). The unified architecture has hardware complexity approximating the most compact adder-based RNS scaler for a single scaling constant of 2(n). Our analysis shows that the proposed dual scaler design is not only several orders of magnitude smaller but also significantly faster than the fastest LUT-based RNS scalers for the same scaling constants.
引用
收藏
页码:296 / 299
页数:4
相关论文
共 50 条
  • [1] A New RNS Scaler for {2n-1, 2n, 2n+1}
    Low, Jeremy Yung Shern
    Chang, Chip Hong
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 1431 - 1434
  • [2] An Efficient 2n RNS Scaler for Moduli Set {2n-1, 2n, 2n+1}
    Ye, Yanlong
    Ma, Shang
    Hu, Jianhao
    ISISE 2008: INTERNATIONAL SYMPOSIUM ON INFORMATION SCIENCE AND ENGINEERING, VOL 2, 2008, : 511 - 515
  • [3] Shifter circuits for {2n+1, 2n, 2n-1} RNS
    Bakalis, D.
    Vergos, H. T.
    ELECTRONICS LETTERS, 2009, 45 (01) : 27 - 28
  • [4] A Signed Integer Programmable Power-of-Two Scaler for {2n-1, 2n, 2n+1} RNS
    Low, Jeremy Yung Shem
    Tay, Thian Fatt
    Chang, Chip-Hong
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 2211 - 2214
  • [5] Efficient VLSI Implementation of 2n Scaling of Signed Integer in RNS {2n-1, 2n, 2n+1}
    Tay, Thian Fatt
    Chang, Chip-Hong
    Low, Jeremy Yung Shern
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (10) : 1936 - 1940
  • [6] A VLSI Efficient Programmable Power-of-Two Scaler for {2n-1, 2n, 2n+1} RNS
    Low, Jeremy Yung Shern
    Chang, Chip-Hong
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (12) : 2911 - 2919
  • [7] Fast Sign Detection for RNS (2n-1, 2n, 2n+1)
    Tomczak, Tadeusz
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (06) : 1502 - 1511
  • [8] Simple, Fast, and Exact RNS Scaler for the Three-Moduli Set {2n-1, 2n, 2n+1}
    Chang, Chip-Hong
    Low, Jeremy Yung Shern
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (11) : 2686 - 2697
  • [9] Area-Power Efficient Modulo 2n-1 and Modulo 2n+1 Multipliers for {2n-1, 2n, 2n+1} Based RNS
    Muralidharan, Ramya
    Chang, Chip-Hong
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (10) : 2263 - 2274
  • [10] A Unified Addition Structure for Moduli Set {2n-1, 2n, 2n+1} Based on a Novel RNS Representation
    Timarchi, Somayeh
    Fazlali, Mahmood
    Cotofana, Sorin D.
    2010 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2010, : 247 - 252