Shifter circuits for {2n+1, 2n, 2n-1} RNS

被引：8
|
作者：
Bakalis, D. [1 ]
Vergos, H. T. [2 ]
机构：
[1] Univ Patras, Elect Lab, Dept Phys, Patras, Greece
[2] Univ Patras, Dept Comp Engn & Informat, Patras, Greece
来源：
ELECTRONICS LETTERS | 2009年 / 45卷 / 01期
关键词：
D O I：
10.1049/el:20092067
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Shifter circuits are introduced for residue number systems (RNS) with bases composed of the moduli set {2(n) + 1, 2(n), 2(n) - 1}. The proposed circuits are straightforward to design and their implementation has very small area and delay, making shift operations in RNS inexpensive.
引用
收藏
页码：27 / 28
页数：2
相关论文
共 50 条
  • [1] A New RNS Scaler for {2n-1, 2n, 2n+1}
    Low, Jeremy Yung Shern
    Chang, Chip Hong
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 1431 - 1434
  • [2] Fast Sign Detection for RNS (2n-1, 2n, 2n+1)
    Tomczak, Tadeusz
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (06) : 1502 - 1511
  • [3] An Efficient 2n RNS Scaler for Moduli Set {2n-1, 2n, 2n+1}
    Ye, Yanlong
    Ma, Shang
    Hu, Jianhao
    ISISE 2008: INTERNATIONAL SYMPOSIUM ON INFORMATION SCIENCE AND ENGINEERING, VOL 2, 2008, : 511 - 515
  • [4] Area-Power Efficient Modulo 2n-1 and Modulo 2n+1 Multipliers for {2n-1, 2n, 2n+1} Based RNS
    Muralidharan, Ramya
    Chang, Chip-Hong
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (10) : 2263 - 2274
  • [5] Efficient VLSI Implementation of 2n Scaling of Signed Integer in RNS {2n-1, 2n, 2n+1}
    Tay, Thian Fatt
    Chang, Chip-Hong
    Low, Jeremy Yung Shern
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (10) : 1936 - 1940
  • [6] A Unified {2n-1, 2n, 2n+1} RNS Scaler with Dual Scaling Constants
    Low, Jeremy Yung Shern
    Tay, Thian Fatt
    Chang, Chip-Hong
    2012 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2012, : 296 - 299
  • [7] RNS-to-binary converters for two four-moduli sets {2n-1,2n, 2n+1, 2n+1-1} and {2n-1, 2n, 2n+1, 2n+1+1}
    Mohan, P. V. Ananda
    Premkumar, A. B.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (06) : 1245 - 1254
  • [8] Low-Complexity Sign Detection Algorithm for RNS {2n-1, 2n, 2n+1}
    Xu, Minghe
    Ya, Ruohe
    Luo, Fei
    IEICE TRANSACTIONS ON ELECTRONICS, 2012, E95C (09): : 1552 - 1556
  • [9] A Signed Integer Programmable Power-of-Two Scaler for {2n-1, 2n, 2n+1} RNS
    Low, Jeremy Yung Shem
    Tay, Thian Fatt
    Chang, Chip-Hong
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 2211 - 2214
  • [10] A VLSI Efficient Programmable Power-of-Two Scaler for {2n-1, 2n, 2n+1} RNS
    Low, Jeremy Yung Shern
    Chang, Chip-Hong
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (12) : 2911 - 2919
12345