Thread Assignment of Multithreaded Network Applications in Multicore/Multithreaded Processors

被引:17
|
作者
Radojkovic, Petar [1 ,2 ]
Cakarevic, Vladimir [1 ,2 ]
Verdu, Javier [2 ]
Pajuelo, Alex [2 ]
Cazorla, Francisco J. [1 ,3 ]
Nemirovsky, Mario [4 ]
Valero, Mateo [1 ,2 ]
机构
[1] Barcelona Supercomp Ctr, Barcelona 08034, Spain
[2] Univ Politecn Cataluna, ES-08034 Barcelona, Spain
[3] Spanish Natl Res Council IIIA CSIC, Barcelona 08034, Spain
[4] ICREA Res Barcelona Supercomp Ctr, Barcelona 08034, Spain
关键词
Chip multithreading (CMT); process scheduling; performance modeling; SMT PROCESSORS; PERFORMANCE;
D O I
10.1109/TPDS.2012.311
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The introduction of multithreaded processors comprised of a large number of cores with many shared resources makes thread scheduling, and in particular optimal assignment of running threads to processor hardware contexts to become one of the most promising ways to improve the system performance. However, finding optimal thread assignments for workloads running in state-of-the-art multicore/multithreaded processors is an NP-complete problem. In this paper, we propose BlackBox scheduler, a systematic method for thread assignment of multithreaded network applications running on multicore/multithreaded processors. The method requires minimum information about the target processor architecture and no data about the hardware requirements of the applications under study. The proposed method is evaluated with an industrial case study for a set of multithreaded network applications running on the UltraSPARC T2 processor. In most of the experiments, the proposed thread assignment method detected the best actual thread assignment in the evaluation sample. The method improved the system performance from 5 to 48 percent with respect to load balancing algorithms used in state-of-the-art OSs, and up to 60 percent with respect to a naive thread assignment.
引用
收藏
页码:2513 / 2525
页数:13
相关论文
共 50 条
  • [41] PARALLELISM VIA MULTITHREADED AND MULTICORE CPUS
    Sodan, Angela C.
    Machina, Jacob
    Deshmeh, Arash
    Macnaughton, Kevin
    Esbaugh, Bryan
    COMPUTER, 2010, 43 (03) : 24 - 32
  • [42] Co-Design of Multicore Hardware and Multithreaded Software for Thread Performance Assessment on an FPGA
    Adam, George K.
    COMPUTERS, 2022, 11 (05)
  • [43] Balancing Task Resource Requirements in Embedded Multithreaded Multicore Processors to Reduce Power Consumption
    Bautista, Diana
    Sahuquillo, Julio
    Hassan, Houcine
    Petit, Salvador
    Duato, Jose
    PROCEEDINGS OF THE 18TH EUROMICRO CONFERENCE ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, 2010, : 200 - 204
  • [44] Multi2Sim:: A simulation framework to evaluate Multicore-Multithreaded processors
    Ubal, R.
    Sahuquillo, J.
    Petit, S.
    Lopez, P.
    19TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING, PROCEEDINGS, 2007, : 62 - 68
  • [45] Exploring cache performance in multithreaded processors
    Lioupis, D
    Milios, S
    MICROPROCESSORS AND MICROSYSTEMS, 1997, 20 (10) : 631 - 642
  • [46] FAST CRITICAL SECTIONS VIA THREAD SCHEDULING FOR FPGA-BASED MULTITHREADED PROCESSORS
    Labrecque, Martin
    Steffan, J. Gregory
    FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 18 - 25
  • [47] Service Level Agreement for Multithreaded Processors
    Gabor, Ron
    Mendelson, Avi
    Weiss, Shlomo
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2009, 6 (02)
  • [48] From Network Interface to Multithreaded Web Applications
    Chlipala, Adam
    ACM SIGPLAN NOTICES, 2015, 50 (01) : 609 - 622
  • [49] A Helper Thread Based Dynamic Cache Partitioning Scheme for Multithreaded Applications
    Kandemir, Mahmut
    Yemliha, Taylan
    Kultursay, Emre
    PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2011, : 954 - 959
  • [50] Handling OS Jitter on Multicore Multithreaded Systems
    De, Pradipta
    Mann, Vijay
    Mittal, Umang
    2009 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-5, 2009, : 714 - 725