Thread Assignment of Multithreaded Network Applications in Multicore/Multithreaded Processors

被引:17
|
作者
Radojkovic, Petar [1 ,2 ]
Cakarevic, Vladimir [1 ,2 ]
Verdu, Javier [2 ]
Pajuelo, Alex [2 ]
Cazorla, Francisco J. [1 ,3 ]
Nemirovsky, Mario [4 ]
Valero, Mateo [1 ,2 ]
机构
[1] Barcelona Supercomp Ctr, Barcelona 08034, Spain
[2] Univ Politecn Cataluna, ES-08034 Barcelona, Spain
[3] Spanish Natl Res Council IIIA CSIC, Barcelona 08034, Spain
[4] ICREA Res Barcelona Supercomp Ctr, Barcelona 08034, Spain
关键词
Chip multithreading (CMT); process scheduling; performance modeling; SMT PROCESSORS; PERFORMANCE;
D O I
10.1109/TPDS.2012.311
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The introduction of multithreaded processors comprised of a large number of cores with many shared resources makes thread scheduling, and in particular optimal assignment of running threads to processor hardware contexts to become one of the most promising ways to improve the system performance. However, finding optimal thread assignments for workloads running in state-of-the-art multicore/multithreaded processors is an NP-complete problem. In this paper, we propose BlackBox scheduler, a systematic method for thread assignment of multithreaded network applications running on multicore/multithreaded processors. The method requires minimum information about the target processor architecture and no data about the hardware requirements of the applications under study. The proposed method is evaluated with an industrial case study for a set of multithreaded network applications running on the UltraSPARC T2 processor. In most of the experiments, the proposed thread assignment method detected the best actual thread assignment in the evaluation sample. The method improved the system performance from 5 to 48 percent with respect to load balancing algorithms used in state-of-the-art OSs, and up to 60 percent with respect to a naive thread assignment.
引用
收藏
页码:2513 / 2525
页数:13
相关论文
共 50 条
  • [1] Thread Assignment in Multicore/Multithreaded Processors: A Statistical Approach
    Radojkovic, Petar
    Carpenter, Paul M.
    Moreto, Miguel
    Cakarevic, Vladimir
    Verdu, Javier
    Pajuelo, Alex
    Cazorla, Francisco J.
    Nemirovsky, Mario
    Valero, Mateo
    IEEE TRANSACTIONS ON COMPUTERS, 2016, 65 (01) : 256 - 269
  • [2] Multithreaded technology & multicore processors
    Szydlowski, C
    DR DOBBS JOURNAL, 2005, 30 (05): : 58 - 60
  • [3] Revisiting the Cache Effect on Multicore Multithreaded Network Processors
    Liu, Zhen
    Yu, Jia
    Wang, Xiaojun
    Liu, Bin
    Bhuyan, Laxmi
    11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, 2008, : 317 - +
  • [4] Thread Footprint Analysis for the Design of Multithreaded Applications and Multicore Systems
    Santos, Ricardo
    Aguiar, Ricardo
    Soken, Paulo
    Ferraz, Samuel
    Duenha, Liana
    2016 28TH IEEE INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING WORKSHOPS (SBAC-PADW), 2016, : 55 - 60
  • [5] Compiler-Supported Thread Management for Multithreaded Network Processors
    Zhuang, Xiaotong
    Pande, Santosh
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2011, 10 (04)
  • [6] Thread allocation in CMP-based multithreaded network processors
    Lin, Yi-Neng
    Lin, Ying-Dar
    Lai, Yuan-Cheng
    PARALLEL COMPUTING, 2010, 36 (2-3) : 104 - 116
  • [7] A Performance Analysis Methodology for Multicore, Multithreaded Processors
    Ju, Miao
    Jung, Hun
    Che, Hao
    IEEE TRANSACTIONS ON COMPUTERS, 2014, 63 (02) : 276 - 289
  • [8] Amdahl's law for multithreaded multicore processors
    Che, Hao
    Minh Nguyen
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2014, 74 (10) : 3056 - 3069
  • [9] Dynamic thread resizing for speculative multithreaded processors
    Zahran, M
    Franklin, M
    21ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, PROCEEDINGS, 2003, : 313 - 318
  • [10] Thread-associative memory for multicore and multithreaded computing
    Wang, Shuo
    Wang, Lei
    ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2006, : 139 - 142