Data-reuse and parallel embedded architectures for low-power, real-time multimedia applications

被引:0
|
作者
Soudris, D [1 ]
Zervas, ND
Argyriou, A
Dasygenis, M
Tatas, K
Goutis, CE
Thanailakis, A
机构
[1] Democritus Univ Thrace, Dept Elect & Comp Eng, VLSI Design & Testing Ctr, Xanthi 67100, Greece
[2] Univ Patras, Dept Elect & Comp Eng, VLSI Design Lab, Rion 26500, Greece
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Exploitation of data re-use in combination with the use of custom memory hierarchy that exploits the temporal locality of data accesses may introduce significant power savings, especially for data-intensive applications. The effect of the data-reuse decisions on the power dissipation but also on area and performance of multimedia applications realized on multiple embedded cores is explored. The interaction between the data-reuse decisions and the selection of a certain data-memory architecture model is also studied, As demonstrator a widely-used video processing algorithmic kernel, namely the full search motion estimation kernel, is used. Experimental results prove that improvements in both power and performance can be acquired, when the right combination of data memory architecture model and data-reuse transformation is selected.
引用
收藏
页码:243 / 254
页数:12
相关论文
共 50 条
  • [31] A very low-power CMOS parallel A/D converter for embedded applications
    Fernandes, JR
    Silva, MM
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 1056 - 1059
  • [32] PARALLEL ARCHITECTURES FOR REAL-TIME CONTROL
    JONES, DI
    ELECTRONICS & COMMUNICATION ENGINEERING JOURNAL, 1989, 1 (05): : 217 - 223
  • [33] Research on Real-Time of Multimedia Applications-Oriented Embedded Linux
    Wang, Jianqiang
    Feng, Lei
    2012 INTERNATIONAL CONFERENCE ON EDUCATION REFORM AND MANAGEMENT INNOVATION (ERMI 2012), VOL 3, 2013, : 412 - 416
  • [34] BinDCT and its efficient VLSI architectures for real-time embedded applications
    Dang, PP
    Chau, PM
    Nguyen, TQ
    Tran, TD
    JOURNAL OF IMAGING SCIENCE AND TECHNOLOGY, 2005, 49 (02) : 124 - 137
  • [35] Data-reuse exploration under an on-chip memory constraint for low-power FPGA-based systems
    Liu, Q.
    Constantinides, G. A.
    Masselos, K.
    Cheung, P. Y. K.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2009, 3 (03): : 235 - 246
  • [36] LOW-POWER INTERRUPT UPDATES REAL-TIME CLOCK
    XIA, YP
    EDN, 1994, 39 (14) : 106 - 106
  • [37] Low-power architecture with scratch-pad memory for accelerating embedded applications with run-time reuse
    Milidonis, A.
    Porpodas, V.
    Alachiotis, N.
    Kakarountas, A. P.
    Michail, H.
    Panagiotakopoulos, G.
    Goutis, C. E.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2009, 3 (01): : 109 - 123
  • [38] A Low-Power, Real-Time Displacement Damage Dosimeter
    Warner, Jeffrey H.
    Hoheisel, Raymond
    Cress, Cory D.
    Jenkins, Phillip P.
    Lorentzen, Justin R.
    Scheiman, David A.
    Yakes, Michael K.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2019, 66 (01) : 290 - 298
  • [39] Real-time monocular depth estimation for low-power embedded systems using deep learning
    Shuyao Liu
    Shuo Zhao
    Pu Zhang
    Jingjing Cheng
    Journal of Real-Time Image Processing, 2022, 19 : 997 - 1006
  • [40] CNN based Real-time Forest Fire Detection System for Low-power Embedded Devices
    Ye, Jianlin
    Ioannou, Stelios
    Nikolaou, Panagiota
    Raspopoulos, Marios
    2023 31ST MEDITERRANEAN CONFERENCE ON CONTROL AND AUTOMATION, MED, 2023, : 137 - 143