Design of ACFM System on Chip Based on Nios ii

被引:0
|
作者
Ye, Shunke [1 ]
Ren, Shangkun [1 ]
Wei, Peng [1 ]
Zhou, Liuci [1 ]
机构
[1] Nanchang Hangkong Univ, Minist Educ, Key Lab Nondestruct Testing, Nanchang 330063, Peoples R China
关键词
ACFM; Nios ii; FPGA; SOPC;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
ACFM is a new kind of non-destructive testing in electromagnetism. Fast speed, high accuracy, no much requirement for testing environment make it more and more popular in NDT. This paper presents an embedded solution of System-On-Chip for ACFM based on soft-core processor Nios ii which can integrate many functions such as DDS module, A/D module, user-defined instruction, encoding of collected data into a FPGA chip. Using Qsys of Quartus ii, the System-On-Chip for ACFM based on Nios ii is finally designed through hardware/software co-development which includes the design of modules for system, the construction of system and the programming on system.
引用
收藏
页码:338 / 345
页数:8
相关论文
共 50 条
  • [41] The Controller Design Based on Fieldbus and System-on-Chip
    Lin, Shiwei
    2009 INTERNATIONAL CONFERENCE ON INFORMATION MANAGEMENT, INNOVATION MANAGEMENT AND INDUSTRIAL ENGINEERING, VOL 3, PROCEEDINGS, 2009, : 567 - 569
  • [42] Remote Laboratory for System on Chip Design based on FPGAs
    Mateos-Gil, Raul
    Revenga de Toro, Pedro Alfonso
    Madarova, Slavka
    XV INTERNATIONAL CONFERENCE OF TECHNOLOGY, LEARNING AND TEACHING OF ELECTRONICS (TAEE 2022), 2022,
  • [43] C++ based system-on-chip design
    Caldari, M.
    Conti, M.
    Coppola, M.
    Giuliodori, M.
    Turchetti, C.
    Canadian Journal of Electrical and Computer Engineering, 2001, 26 (3-4) : 115 - 123
  • [44] Algorithms and tools for network on chip based system design
    Lei, T
    Kumar, S
    16TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI 2003, PROCEEDINGS, 2003, : 163 - 168
  • [45] Block-based design: Creating a system on a chip
    George, P
    ELECTRONIC DESIGN, 1996, 44 (14) : 86 - &
  • [46] Design and Evaluation of a System-on-Chip based Modulator
    Singh, Vinita
    Manikandan, J.
    2019 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET 2019): ADVANCING WIRELESS AND MOBILE COMMUNICATIONS TECHNOLOGIES FOR 2020 INFORMATION SOCIETY, 2019, : 13 - 17
  • [47] C++ based system-on-chip design
    Caldari, M
    Conti, M
    Coppola, M
    Giuliodori, M
    Turchetti, C
    CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2001, 26 (3-4): : 115 - 123
  • [48] Isolated Uttered Words Recognition Based on GMM/HMM Algorithms Using SoPC/Nios II Processor Build on Altera Cyclone II FPGA Chip
    Abbas, Eyad I.
    Refeis, Alaa Abdulhussain
    2012 FIRST NATIONAL CONFERENCE FOR ENGINEERING SCIENCES (FNCES), 2012,
  • [49] Heart-rate Monitoring System Design and Analysis Using a Nios II Soft-core Processor
    Keat, Lim Chun
    Jambek, Asral Bahari
    Hashim, Uda
    INTERNATIONAL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2016, 62 (03) : 283 - 288
  • [50] HIGH SPEED DATA PROCESSING SOPC SYSTEM BASED ON NIOS II RECONFIGURABLE SOFT IP CORES
    Huang Xiaoyan
    Gao Tiande
    Feng Xian
    2011 3RD INTERNATIONAL CONFERENCE ON COMPUTER TECHNOLOGY AND DEVELOPMENT (ICCTD 2011), VOL 1, 2012, : 461 - 465