Novel Vertical SOI-Based 1T-DRAM With Trench Body Structure

被引:21
|
作者
Lin, Jyi-Tsong [1 ]
Lin, Po-Hsieh [1 ]
Eng, Yi-Chuen [1 ]
Chen, Yun-Ru [1 ]
机构
[1] Natl Sun Yat Sen Univ, Dept Elect Engn, Kaohsiung 80424, Taiwan
关键词
Capacitorless; 1T-DRAM; silicon-on-insulator technology; trench body structure; THIN-FILM TRANSISTORS; MEMORY CELL; SILICON; OPERATION; MOSFETS;
D O I
10.1109/TED.2013.2259171
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A vertical silicon-on-insulator (VSOI)-based capacitorless 1T-DRAM cell with a trench body structure is proposed. The trench body is added as an additional neutral region under the device channel region through a self-aligned fabrication process in a 300 nm wide VSOI MOSFET that enables the device to separate the hole storage region and sense electron current region without extra area penalty. With the holes stored in the trench body, the floating-body effect occurs and affects the threshold voltage significantly. A Synopsys TCAD software tool is also used to evaluate the device performance for DC and transient analysis. The electrical and transient characteristics confirm how the proposed device with trench body can be used perfectly as a 1T-DRAM application to achieve desirable performance in terms of a larger programming window and longer retention time.
引用
收藏
页码:1872 / 1877
页数:6
相关论文
共 50 条
  • [1] Multifunction Behavior of a Vertical MOSFET With Trench Body Structure and New Erase Mechanism for Use in 1T-DRAM
    Lin, Jyi-Tsong
    Lin, Po-Hsieh
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (09) : 3172 - 3178
  • [2] Evaluation of Performance in Vertical 1T-DRAM and Planar 1T-DRAM
    Norifusa, Yuto
    Endoh, Tetsuo
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2012, E95C (05) : 847 - 853
  • [3] A Novel 1T-DRAM Fabricated With 22 nm FD-SOI Technology
    Xie, H.
    Zhang, W.
    Zhou, P.
    Cristoloveanu, S.
    Xu, Y.
    Liu, F. Y.
    Wan, J.
    [J]. IEEE ELECTRON DEVICE LETTERS, 2024, 45 (04) : 558 - 561
  • [4] A Novel Vertical MOSFET with bMPI Structure for 1T-DRAM Applications: A 2-D Numerical Study
    Chen, Cheng-Hsin
    Lin, Jyi-Tsong
    Eng, Yi-Chuen
    Lin, Po-Hsieh
    Chiu, Hsien-Nan
    Chang, Tzu-Feng
    [J]. INTEGRATED FERROELECTRICS, 2011, 129 : 59 - 64
  • [5] Experiments and modeling of dynamic floating body effects in 1T-DRAM fully depleted SOI devices
    Bawedin, M.
    Cristoloveanu, S.
    Dessard, V.
    Flandre, D.
    [J]. MIXDES 2007: PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS:, 2007, : 84 - 88
  • [6] A capacitorless 1T-DRAM on SOI based on dynamic coupling and double-gate operation
    Bawedin, Maryline
    Cristoloveanu, Sorin
    Flandre, Denis
    [J]. IEEE ELECTRON DEVICE LETTERS, 2008, 29 (07) : 795 - 798
  • [7] Novel Capacitorless 1T-DRAM Cell for 22-nm Node Compatible With Bulk and SOI Substrates
    Rodriguez, Noel
    Cristoloveanu, Sorin
    Gamiz, Francisco
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (08) : 2371 - 2377
  • [8] Two-Sided Read Window Observed on UTBOX SOI 1T-DRAM
    Nissimoff, Albert
    Sasaki, Katia R. A.
    Aoulaiche, Marc
    Martino, Joao A.
    Simoen, Eddy
    Claeys, Cor
    [J]. 2013 28TH SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY AND DEVICES (SBMICRO 2013), 2013,
  • [9] Analysis and Evaluation of a BJT-Based 1T-DRAM
    Choi, Sung-Jin
    Han, Jin-Woo
    Moon, Dong-Il
    Choi, Yang-Kyu
    [J]. IEEE ELECTRON DEVICE LETTERS, 2010, 31 (05) : 393 - 395
  • [10] Vertical Transistor With n-Bridge and Body on Gate for Low-Power 1T-DRAM Application
    Lin, Jyi-Tsong
    Lin, Hung-Hsiu
    Chen, Yi-Jie
    Yu, Cyuan-You
    Kranti, Abhinav
    Lin, Chih-Chia
    Lee, Wei-Han
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (12) : 4937 - 4945