Characterization of Advanced Gate Architecture Stress on 22nm Gate-Last CMOS Device

被引：0
|
作者：
Fu, Zuozhen [1 ]
Ma, Xiaolong [1 ]
Yin, Huaxiang [1 ]
机构：
[1] Chinese Acad Sci, Key Lab Microelect Devices & Integrated Technol, Inst Microelect, Beijing 100029, Peoples R China
来源：
CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2012 (CSTIC 2012) | 2012年 / 44卷 / 01期
关键词：
D O I：
10.1149/1.3694398
中图分类号：
O646 [电化学、电解、磁化学];
学科分类号：
081704 ;
摘要：
In this paper, the characteristics of gate strain enginnering on 22nm High-k/Metal-Gate-last (HK/MG-last) CMOS device are studied through a process and device simulation by Sentarus TCAD tools. Advanced gate architecture with different tensile stress values (0 similar to 6GPa) was implemented into the simulation. Besides the traditional stressors like e-GeSi, capping layer and spacer, the stress from advanced gate architecture introduce a new stress effect on carriers tranporting in HK/MG-last device. The parameters optimization for metal gate architecture and material are carried out to maximize channel center strain effect along XX direction, which bring more enhancements on device's electrical performance. The results indicated that, compared to nitride stress liner, as the scaling of the gate length from 45nm to 22nm node, the channel stress caused by gate stressor is more obvious.
引用
收藏
页码：779 / 784
页数：6
相关论文
共 50 条
  • [1] Advanced 22nm FD-SOI Technolgy With Metal Gate Last Process
    Xu, Cuiqin
    Wang, Changfeng
    Liao, Duanquan
    [J]. 2019 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2019,
  • [2] A comparative mismatch study of the 20 nm Gate-Last and 28 nm Gate-First bulk CMOS technologies
    Rahhal, Lama
    Bajolet, Aurelie
    Manceau, Jean-Philippe
    Rosa, Julien
    Ricq, Stephane
    Lassere, Sebastien
    Ghibaudo, Gerard
    [J]. SOLID-STATE ELECTRONICS, 2015, 108 : 53 - 60
  • [3] Mismatch trends in 20nm Gate-last bulk CMOS technology
    Rahhal, Lama
    Bajolet, Aurelie
    Manceau, Jean-Philippe
    Rosa, Julien
    Ricq, Stephane
    Lassere, Sebastien
    Ghibaudo, Gerard
    [J]. 2014 15TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (ULIS), 2014, : 133 - 136
  • [4] SILC and Gate Oxide Breakdown Characterization of 22nm Tri-gate Technology
    Ramey, S.
    Hicks, J.
    [J]. 2014 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2014,
  • [5] Evaluation of TaN as the Wet Etch Stop Layer during the 22nm HKMG Gate Last CMOS Integrations
    Cui, Hushan
    Xu, Jing
    Gao, Jianfeng
    Xiang, Jinjuan
    Lu, Yihong
    Tang, Zhaoyun
    He, Xiaobin
    Li, Tingting
    Luo, Jun
    Wang, Xiaolei
    Tang, Bo
    Yu, Jiahan
    Yang, Tao
    Yan, Jiang
    Li, Junfeng
    Zhao, Chao
    [J]. SEMICONDUCTOR CLEANING SCIENCE AND TECHNOLOGY 13 (SCST 13), 2013, 58 (06): : 111 - 118
  • [6] 22nm CMOS Approaches by PVD TiN or Ti-Silicide as Metal Gate
    Liu, C. S.
    Boccardi, G.
    Wang, H. Y.
    Lin, C. T.
    Petry, J.
    Mueller, M.
    Li, Z.
    Zhao, C.
    Yu, C. H.
    [J]. PROCEEDINGS OF TECHNICAL PROGRAM: 2009 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS, 2009, : 63 - +
  • [7] Retention Time Optimization for eDRAM in 22nm Tri-Gate CMOS Technology
    Wang, Yih
    Arslan, Umut
    Bisnik, Nabhendra
    Brain, Ruth
    Ghosh, Swaroop
    Hamzaoglu, Fatih
    Lindert, Nick
    Meterelliyoz, Mesut
    Park, Joodong
    Tomishima, Shigeki
    Zhang, Kevin
    [J]. 2013 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2013,
  • [8] Characterization of number fluctuations in gate-last metal nanocrystal nonvolatile memory array beyond 90nm CMOS technology
    Lee, C
    Ganguly, U
    Kan, EC
    [J]. MATERIALS AND PROCESSES FOR NONVOLATILE MEMORIES, 2005, 830 : 223 - 228
  • [9] Gate-Last I/O Transistors based on Stacked Gate-All-Around Nanosheet Architecture for Advanced Logic Technologies
    Bhuiyan, M.
    Kim, M.
    Zhou, H.
    Lo, H.
    Siddiqui, S.
    Stolfi, M.
    Guarini, T.
    Pujari, R.
    Davey, E.
    Stuckert, E.
    Li, J.
    Chou, A.
    Zhao, K.
    Wang, M.
    Guo, D.
    Colombeau, B.
    Loubet, N.
    Haran, B.
    Bu, H.
    [J]. 2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2021,
  • [10] Dipole Controlled Metal Gate with Hybrid Low Resistivity Cladding for Gate-Last CMOS with Low Vt
    Hinkle, C. L.
    Galatage, R. V.
    Chapman, R. A.
    Vogel, E. M.
    Alshareef, H. N.
    Freeman, C.
    Wimmer, E.
    Niimi, H.
    Li-Fatou, A.
    Shaw, J. B.
    Chambers, J. J.
    [J]. 2010 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2010, : 183 - +
12345