Fault Tolerance for RRAM-Based Matrix Operations

被引:0
|
作者
Liu, Mengyun [1 ]
Xia, Lixue [2 ]
Wang, Yu [3 ]
Chakrabarty, Krishnendu [1 ]
机构
[1] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA
[2] Alibaba Grp, Beijing, Peoples R China
[3] Tsinghua Univ, Dept Elect Engn, Beijing, Peoples R China
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
An RRAM-based computing system (RCS) provides an energy efficient hardware implementation of vector-matrix multiplication for machine-learning hardware. However, it is vulnerable to faults due to the immature RRAM fabrication process. We propose an efficient fault tolerance method for RCS; the proposed method, referred to as extended-ABFT (X-ABFT), is inspired by algorithm-based fault tolerance (ABFT). We utilize row checksums and test-input vectors to extract signatures for fault detection and error correction. We present a solution to alleviate the overflow problem caused by the limited number of voltage levels for the test-input signals. Simulation results show that for a Hopfield classifier with faults in 5% of its RRAM cells, X-ABFT allows us to achieve nearly the same classification accuracy as in the fault-free case.
引用
收藏
页数:10
相关论文
共 50 条
  • [41] Meltrix: A RRAM-based Polymorphic Architecture Enhanced by Function Synthesis
    Long, Boyu
    Shen, Libo
    Zhang, Xiaoyu
    Han, Yinhe
    Sun, Xian-He
    Chen, Xiaoming
    2023 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2023,
  • [42] Mantissa-preserving operations and robust algorithm-based fault tolerance for matrix computations
    Dutt, S
    Assaad, FT
    IEEE TRANSACTIONS ON COMPUTERS, 1996, 45 (04) : 408 - 424
  • [43] Neural Network Training Acceleration With RRAM-Based Hybrid Synapses
    Choi, Wooseok
    Kwak, Myonghoon
    Kim, Seyoung
    Hwang, Hyunsang
    FRONTIERS IN NEUROSCIENCE, 2021, 15
  • [44] Simulation of the RRAM-based Flip-Flops with Data Retention
    Li, Mu
    Huang, Peng
    Shen, Lei
    Zhou, Zheng
    Kang, Jin-Feng
    Liu, Xiao-Yan
    7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016, 2016,
  • [45] PRIVE: Efficient RRAM Programming with Chip Verification for RRAM-based In-Memory Computing Acceleration
    He, Wangxin
    Meng, Jian
    Gonugondla, Sujan Kumar
    Yu, Shimeng
    Shanbhag, Naresh R.
    Seo, Jae-sun
    2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,
  • [46] Referencing-in-Array Scheme for RRAM-based CIM Architecture
    Singh, Abhairaj
    Bishnoi, Rajendra
    Joshi, Rajiv, V
    Hamdioui, Said
    PROCEEDINGS OF THE 2022 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2022), 2022, : 1413 - 1418
  • [47] Comprehensive Assessment of RRAM-based PUF for Hardware Security Applications
    Chen, An
    2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2015,
  • [48] Variability-Aware Design of RRAM-Based Analog CAMs
    Bazzi, Jinane
    Sweidan, Jana
    Fouda, Mohammed E.
    Kanj, Rouwaida
    Eltawil, Ahmed M.
    IEEE ACCESS, 2024, 12 : 55859 - 55873
  • [49] Write or Not: Programming Scheme Optimization for RRAM-based Neuromorphic Computing
    Meng, Ziqi
    Sun, Yanan
    Qian, Weikang
    PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, 2022, : 985 - 990
  • [50] Exploring the Precision Limitation for RRAM-Based Analog Approximate Computing
    Li, Boxun
    Gu, Peng
    Wang, Yu
    Yang, Huazhong
    IEEE DESIGN & TEST, 2016, 33 (01) : 52 - 59