Fault Tolerance for RRAM-Based Matrix Operations

被引:0
|
作者
Liu, Mengyun [1 ]
Xia, Lixue [2 ]
Wang, Yu [3 ]
Chakrabarty, Krishnendu [1 ]
机构
[1] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA
[2] Alibaba Grp, Beijing, Peoples R China
[3] Tsinghua Univ, Dept Elect Engn, Beijing, Peoples R China
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
An RRAM-based computing system (RCS) provides an energy efficient hardware implementation of vector-matrix multiplication for machine-learning hardware. However, it is vulnerable to faults due to the immature RRAM fabrication process. We propose an efficient fault tolerance method for RCS; the proposed method, referred to as extended-ABFT (X-ABFT), is inspired by algorithm-based fault tolerance (ABFT). We utilize row checksums and test-input vectors to extract signatures for fault detection and error correction. We present a solution to alleviate the overflow problem caused by the limited number of voltage levels for the test-input signals. Simulation results show that for a Hopfield classifier with faults in 5% of its RRAM cells, X-ABFT allows us to achieve nearly the same classification accuracy as in the fault-free case.
引用
收藏
页数:10
相关论文
共 50 条
  • [31] Reliability Improvement in RRAM-based DNN for Edge Computing
    Oli-Uz-Zaman, Md
    Khan, Saleh Ahmad
    Yuan, Geng
    Wang, Yanzhi
    Liao, Zhiheng
    Fu, Jingyan
    Ding, Caiwen
    Wang, Jinhui
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 581 - 585
  • [32] A Multi-Bit 3D RRAM-Based Signed Floating-Point Number Operations
    Wang X.
    Wang T.
    Wang Q.
    Li X.
    Beijing Ligong Daxue Xuebao/Transaction of Beijing Institute of Technology, 2022, 42 (12): : 1299 - 1304
  • [33] A Study of the Effect of RRAM Reliability Soft Errors on the Performance of RRAM-Based Neuromorphic Systems
    Tosson, Amr M. S.
    Yu, Shimeng
    Anis, Mohab H.
    Wei, Lan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (11) : 3125 - 3137
  • [34] RRAM-VAC: A Variability-Aware Controller for RRAM-based Memory Architectures
    Tuli, Shikhar
    Rios, Marco
    Levisse, Alexandre
    Atienza, David
    2020 25TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC 2020, 2020, : 181 - 186
  • [35] Hardware Fault Tolerance for Binary RRAM Crossbars
    Chaudhuri, Arjun
    Yan, Bonan
    Chen, Yiran
    Chakrabarty, Krishnendu
    2019 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2019,
  • [36] Rescuing RRAM-Based Computing From Static and Dynamic Faults
    Lin, Jilan
    Wen, Cheng-Da
    Hu, Xing
    Tang, Tianqi
    Lin, Ing-Chao
    Wang, Yu
    Xie, Yuan
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2021, 40 (10) : 2049 - 2062
  • [37] NAS4RRAM: neural network architecture search for inference on RRAM-based accelerators
    Zhihang Yuan
    Jingze Liu
    Xingchen Li
    Longhao Yan
    Haoxiang Chen
    Bingzhe Wu
    Yuchao Yang
    Guangyu Sun
    Science China Information Sciences, 2021, 64
  • [38] A RRAM-based FPGA for Energy-efficient Edge Computing
    Tang, Xifan
    Giacomin, Edouard
    Cadareanu, Patsy
    Gore, Ganesh
    Gaillardon, Pierre-Emmanuel
    PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020,
  • [39] Bidirectional Analog Conductance Modulation for RRAM-Based Neural Networks
    Jiang, Zizhen
    Wang, Ziwen
    Zheng, Xin
    Fong, Scott W.
    Qin, Shengjun
    Chen, Hong-Yu
    Ahn, Ethan C.
    Cao, Ji
    Nishi, Yoshio
    Wong, S. Simon
    Wong, H-S. Philip
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (11) : 4904 - 4910
  • [40] Watt: A Write-Optimized RRAM-Based Accelerator for Attention
    Zhang, Xuan
    Song, Zhuoran
    Li, Xing
    He, Zhezhi
    Jing, Naifeng
    Jiang, Li
    Liang, Xiaoyao
    EURO-PAR 2024: PARALLEL PROCESSING, PART II, EURO-PAR 2024, 2024, 14802 : 107 - 120