Extending the lifetime of NAND flash-based SSD through compacted write

被引:0
|
作者
Wu, Hai-Tao [1 ]
Yang, Tian-Ming [1 ]
Huang, Ping [2 ]
Chou, Wen-Kuang [3 ]
机构
[1] Huanghuai Univ, Sch Int Educ, Zhumadian 463000, Henan, Peoples R China
[2] Temple Univ, Dept Comp & Informat Sci, Phil, PA USA
[3] Providence Univ, Dept Comp Sci & Informat Engn, Taichung 43301, Taiwan
关键词
solid state drive; SSD; flash translation layer; FTL; write amplification; compacted write; partial page write;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In the traditional file system, the partial page write will result in internal fragmentation and write amplification of NAND flash-based SSDs due to the page-alignment of write. Although large page sizes are useful for increasing the flash capacity and throughput, they may decrease the performance and lifetime of flash storage systems for the frequent partial page writes. After analysing the various realistic workload traces, we observe that the partial page writes are common for those heads and tails of large write requests. This observation makes compacted write possible, which compresses two partial page writes from the same large write request into one page before data are written into flash. Therefore, we propose a compacted write for page-level FTL scheme, called CWFTL, to extend the lifetime of SSD. The experiment results show that CWFTL really reduces the times of data written to flash and the average read/write response time.
引用
收藏
页码:129 / 135
页数:7
相关论文
共 50 条
  • [21] Decoupled SSD: Reducing Data Movement on NAND-Based Flash SSD
    Kim, Jiho
    Jung, Myoungsoo
    Kim, John
    IEEE COMPUTER ARCHITECTURE LETTERS, 2021, 20 (02) : 150 - 153
  • [22] AxFTL: Exploiting Error Tolerance for Extending Lifetime of NAND Flash Storage
    Lee, Yongwoo
    Park, Jaehyun
    Ryu, Junhee
    Kim, Younghyun
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (11) : 3239 - 3249
  • [23] A comprehensive study of energy efficiency and performance of flash-based SSD
    Park, Seonyeong
    Kim, Youngjae
    Urgaonkar, Bhuvan
    Lee, Joonwon
    Seo, Euiseong
    JOURNAL OF SYSTEMS ARCHITECTURE, 2011, 57 (04) : 354 - 365
  • [24] On the power of asymmetry and memory in flash-based SSD garbage collection
    Van Houdt, B.
    PERFORMANCE EVALUATION, 2016, 97 : 1 - 15
  • [25] A reconfigurable FTL (flash translation layer) architecture for NAND flash-based applications
    Park, Chanik
    Cheon, Wonmoon
    Kang, Jeonguk
    Roh, Kangho
    Cho, Wonhee
    Kim, Jin-Soo
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2008, 7 (04)
  • [26] Write Amplification Reduction in NAND Flash through Multi-Write Coding
    Jagmohan, Ashish
    Franceschini, Michele
    Lastras, Luis
    2010 IEEE 26TH SYMPOSIUM ON MASS STORAGE SYSTEMS AND TECHNOLOGIES (MSST), 2010,
  • [27] Fast performance analysis of NAND flash-based storage device
    Won, S. K.
    Ha, S. H.
    Chung, E. Y.
    ELECTRONICS LETTERS, 2009, 45 (24) : 1219 - 1220
  • [28] A Read-while-write-based Out-of-order Scheduling for High Performance NAND Flash-based Storage Devices
    Kim, Jin-Young
    Park, Sang-Hoon
    Seo, Hyeokjun
    You, Taehee
    Chung, Eui-Young
    18TH IEEE INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS (ISCE 2014), 2014,
  • [29] Read Level Profiling Algorithms for NAND Based SSD Flash
    Karakulak, Seyhan
    Weathers, Anthony D.
    Barndt, Richard D.
    2016 IEEE GLOBAL COMMUNICATIONS CONFERENCE (GLOBECOM), 2016,
  • [30] Dual Locality-Based Flash Translation Layer for NAND Flash-Based Consumer Electronics
    Luo, Yuhan
    Lin, Mingwei
    Pan, Yubiao
    Xu, Zeshui
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2022, 68 (03) : 281 - 290