Write Amplification Reduction in NAND Flash through Multi-Write Coding

被引:0
|
作者
Jagmohan, Ashish
Franceschini, Michele
Lastras, Luis
机构
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The block erase requirement in NAND Flash devices leads to the need for garbage collection. Garbage collection results in write amplification, that is, to an increase in the number of physical page programming operations. Write amplification adversely impacts the limited lifetime of a NAND Flash device, and can add significant system overhead unless a large spare factor is maintained. This paper proposes a NAND Flash system which uses multi-write coding to reduce write amplification. Multi-write coding allows a NAND Flash page to be written more than once without requiring an intervening block erase. We present a novel two-write coding technique based on enumerative coding, which achieves linear coding rates with low computational complexity. The proposed technique also seeks to minimize memory wear by reducing the number of programmed cells per page write. We describe a system which uses lossless data compression in conjunction with multi-write coding, and show through simulations that the proposed system has significantly reduced write amplification and memory wear.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] NAND Flash Architectures Reducing Write Amplification Through Multi-Write Codes
    Odeh, Saher
    Cassuto, Yuval
    [J]. 2014 30TH SYMPOSIUM ON MASSIVE STORAGE SYSTEMS AND TECHNOLOGIES (MSST), 2014,
  • [2] WOM Codes Reduce Write Amplification in NAND Flash Memory
    Xiang Luojie
    Kurkoski, Brian M.
    Yaakobi, Eitan
    [J]. 2012 IEEE GLOBAL COMMUNICATIONS CONFERENCE (GLOBECOM), 2012, : 3225 - 3230
  • [3] A closed-form expression for Write Amplification in NAND Flash
    Agarwal, Rajiv
    Marrow, Marcus
    [J]. 2010 IEEE GLOBECOM WORKSHOPS, 2010, : 1846 - 1850
  • [4] A Design to Reduce Write Amplification in Object-based NAND Flash Devices
    Guo, Jie
    Min, Chuhan
    Cai, Tao
    Chen, Yiran
    [J]. 2016 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), 2016,
  • [5] Interleaved Write Scheme for Improving Sequential Write Throughput of Multi-Chip MLC NAND Flash Memory Systems
    Hong, Hao-Chiao
    Yang, Chih-Ko
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (12) : 4946 - 4959
  • [6] Extending the lifetime of NAND flash-based SSD through compacted write
    Wu, Hai-Tao
    Yang, Tian-Ming
    Huang, Ping
    Chou, Wen-Kuang
    [J]. INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2020, 13 (02) : 129 - 135
  • [7] A NAND flash PC platform read write cache
    Pon, Harry
    Rao, Kishore
    [J]. 2007 22ND IEEE NON-VOLATILE SEMICONDUCTOR MEMORY WORKSHOP, 2007, : 21 - +
  • [8] Achieving low write latency through new stealth program operation supporting early write completion in NAND flash memory
    Jang, Moonseok
    Wang, Kexin
    Lee, Sangjin
    Jeong, Hyeonggyu
    Song, Inyeong
    Song, Yong Ho
    Choi, Jungwook
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2022, 133
  • [9] Search Algorithm of Write Voltage Optimization in NAND Flash Memory
    Duangthong, Chatuporn
    Phakphisut, Watid
    Supnithi, Pornchai
    [J]. 2017 INTERNATIONAL ELECTRICAL ENGINEERING CONGRESS (IEECON), 2017,
  • [10] Mitigating the Write Amplification Problem of Write-Optimized File Systems on Flash Storage
    Chen, Shuo-Han
    Lin, Jun-Long
    Chen, Tseng-Yi
    Wei, Hsin-Wen
    Hsu, Tsan-Sheng
    Shih, Wei-Kuan
    [J]. 2017 IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING (CLUSTER), 2017, : 615 - 616