Characterization on the operation stability of mechanically flexible memory thin-film transistors using engineered ZnO charge-trap layers

被引:8
|
作者
Kim, Hyeong-Rae [1 ]
Kang, Chung-Seock [2 ]
Kim, Sang-Kyun [2 ]
Byun, Chun-Won [3 ]
Yoon, Sung-Min [1 ]
机构
[1] Kyung Hee Univ, Dept Adv Mat Engn Informat & Elect, Yongin 17104, Gyeonggi Do, South Korea
[2] Kolon Ind Inc, Yongin 16910, Gyeonggi Do, South Korea
[3] Elect & Telecommun Res Inst, Daejeon 34129, South Korea
关键词
thin-film transistor (TFT); charge-trap memory; polyimide; oxide semiconductor; flexible electronics; NONVOLATILE MEMORY; HIGH-PERFORMANCE; OXIDE; TRANSPARENT; SEMICONDUCTOR; CHANNEL;
D O I
10.1088/1361-6463/ab2303
中图分类号
O59 [应用物理学];
学科分类号
摘要
The charge-trap memory thin-film transistors (CTM-TFTs) using ZnO charge-trap layer (CTL) were fabricated and characterized, in which ZnO CTL was deposited by atomic layer deposition (ALD) and the deposition temperatures were controlled to be 75, 100, and 125 degrees C to improve both specifications of device characteristics and stability for the flexible memory devices. The CTM-TFT using ZnO CTL deposited at 100 degrees C obtained a wide memory window (MW) of 14.7 V, large memory margin between ON- and OFF-states (I-ON/I-OFF, 7.3 x 10(6)) at 1 mu s voltage pulses. The I-ON/I-OFF larger than 10(7) was also obtained with a progress of retention time. It was noteworthy that the deposition temperature for the ZnO CTL was worked as one of the most important control parameters affecting the memory device characteristics of the fabricated flexible CTM-TFTs. Alternatively, the fast program operation and long retention time were suggested to result from a suitable number of trap sites and their appropriate positions within the ZnO CTL prepared at 100 degrees C. The improved device stabilities were guaranteed even under bending condition at a radius of curvature of 10 mm after the delamination process of PI film substrate from carrier glass.
引用
收藏
页数:9
相关论文
共 50 条
  • [21] Process Optimization and Device Characterization of Nonvolatile Charge Trap Memory Transistors Using In-Ga-ZnO Thin Films as Both Charge Trap and Active Channel Layers
    Yun, Da-Jeong
    Kang, Han-Byeol
    Yoon, Sung-Min
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (08) : 3128 - 3134
  • [22] Characteristics of Flexible Thin-Film Transistors With ZnO Channels
    Ji, Liang-Wen
    Wu, Cheng-Zhi
    Fang, Te-Hua
    Hsiao, Yu-Jen
    Meen, Teen-Hang
    Water, Walter
    Chiu, Zhe-Wei
    Lam, Kin-Tak
    [J]. IEEE SENSORS JOURNAL, 2013, 13 (12) : 4940 - 4943
  • [23] Flexible Memory Applications Using Oxide Semiconductor Thin-Film Transistors
    Yoon, S. M.
    Kim, S. J.
    Park, M. J.
    Yun, D. J.
    [J]. THIN FILM TRANSISTORS 13 (TFT 13), 2016, 75 (10): : 227 - 233
  • [24] Improving the Gate Stability of ZnO Thin-Film Transistors with Aluminum Oxide Dielectric Layers
    Oh, Min Suk
    Lee, Kimoon
    Song, J. H.
    Lee, Byoung H.
    Sung, Myung M.
    Hwang, D. K.
    Im, Seongil
    [J]. JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2008, 155 (12) : H1009 - H1014
  • [25] Device Feasibility of 60-nm-Scaled Vertical-Channel Memory Transistors Using InGaZnO Channel and ZnO Charge-Trap Layers
    Cho, Yun-Ju
    Kwon, Young-Ha
    Seong, Nak-Jin
    Choi, Kyu-Jeong
    Kim, Hee-Ok
    Yang, Jong-Heon
    Hwang, Chi-Sun
    Yoon, Sung-Min
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (03) : 1839 - 1844
  • [26] Oxide engineering of ZnO thin-film transistors for flexible electronics
    Carcia, PF
    McLean, RS
    Reilly, MH
    [J]. JOURNAL OF THE SOCIETY FOR INFORMATION DISPLAY, 2005, 13 (07) : 547 - 554
  • [27] Numerical Simulation for Operation of Flexible Thin-Film Transistors With Bending
    Asadirad, Mojtaba
    Pouladi, Sara
    Shervin, Shahab
    Oh, Seung Kyu
    Lee, Keon Hwa
    Kim, Jeomoh
    Lee, Sung-Nam
    Gao, Ying
    Dutta, Pavel
    Selvamanickam, Venkat
    Ryou, Jae-Hyun
    [J]. IEEE ELECTRON DEVICE LETTERS, 2017, 38 (02) : 217 - 220
  • [28] Improvement in Mechanical Durability of Stretchable Charge-Trap Memory Transistors with Engineered Wavy-Dimensional Structures
    Kim, Hyo-Eun
    Jang, Hye-Won
    Kim, Gi-Heon
    Kim, Sang-Kyun
    Yoon, Sung-Min
    [J]. ACS APPLIED ELECTRONIC MATERIALS, 2020, 2 (09) : 2984 - 2993
  • [29] Interface Engineering of Molecular Charge Storage Dielectric Layers for Organic Thin-Film Memory Transistors
    Khassanov, Artoem
    Schmaltz, Thomas
    Steinrueck, Hans-Georg
    Magerl, Andreas
    Hirsch, Andreas
    Halik, Marcus
    [J]. ADVANCED MATERIALS INTERFACES, 2014, 1 (09):
  • [30] Impacts of Bottom-gate Bias Control for Low-voltage Memory Operations of Charge-trap Memory Thin Film Transistors using Oxide Semiconductors
    Son, Min-Tae
    Kim, So-Jung
    Yoon, Sung-Min
    [J]. JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2019, 19 (01) : 69 - 78