Current Degradation by Carrier Recombination in a Poly-Si TFET With Gate-Drain Underlapping

被引:14
|
作者
Ma, William Cheng-Yu [1 ]
机构
[1] Natl Sun Yat Sen Univ, Dept Elect Engn, Kaohsiung 804, Taiwan
关键词
Drain lapping effect; polycrystallinesilicon (poly-Si) channel; thin-film transistors (TFTs); tunneling FETs (TFETs); TUNNEL-FETS;
D O I
10.1109/TED.2017.2648846
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The drain lapping effect of tunneling FETs (TFETs) with polycrystalline-silicon (poly-Si) channel film is well investigated for the first time. The carrier transport mechanisms of poly-Si TFETs can be divided into several transportmechanisms due to the device structure of source to drain. The interband tunneling at source/channel junction, carrier drift in the channel region, and drain-to-gate underlap region are elemental carrier transport mechanisms of TFETs with single-crystalline channel material. The poly-Si channel has many grain boundary trap states among bandgap due to the grain boundary defects, resulting in strong recombination effect in the drain-to-gate underlap region of poly-Si TFETs. The recombination rate of the underlap region would be significantly enhanced with the increased temperature and lead to obvious ON-state current (I-ON) degradation. Therefore, the I-ON behavior of the drain lapping effect is sensitive to the temperature and underlap length. In addition, the poly-Si TFETs with drain-to-gate overlap structure exhibit less temperature dependence and drain-to-gate overlap length dependence of the I-ON to exhibit stable electrical behavior. Consequently, the drain lapping structure of poly-Si TFETs would trade the suppression of ambipolar behavior of poly-Si TFETs by the drain-to-gate underlap structure off against the I-ON instability of temperature and device dimension.
引用
收藏
页码:1390 / 1393
页数:4
相关论文
共 50 条
  • [1] Improving On-state current and Ambipolarity of TFET using Gate-Drain and Gate Dielectric Engineering
    Avinash, Ganta
    Saini, Gaurav
    INDIAN JOURNAL OF PURE & APPLIED PHYSICS, 2024, 62 (07) : 607 - 613
  • [2] Gate Drain Underlapping: A Performance Enhancer For HD-GAA-TFET
    Madan, Jaya
    Pandey, Rahul
    Chaujar, Rishu
    MATERIALS TODAY-PROCEEDINGS, 2018, 5 (09) : 17453 - 17463
  • [3] The Application of Gate-Drain underlap Architecture in TFET-based Inverters
    Meng, Fankang
    Lu, Hongliang
    Zhang, Yuming
    Zhang, Yimen
    Lu, Bin
    Lv, Zhijun
    Zhao, Yingxiang
    2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 191 - 193
  • [4] Analysis of ION and Ambipolar Current for Dual-Material Gate-Drain Overlapped DG-TFET
    Kumar, Sunil
    Raj, Balwinder
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2016, 11 (03) : 323 - 333
  • [5] Degradation of Low Temperature Poly-Si TFTs under Bipolar Gate Pulses with DC Drain Bias
    Wu, Yanwen
    Wang, Mingxiang
    Wang, Huaisheng
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 641 - 643
  • [6] Dual-Material Gate-Drain Overlapped DG-TFET Device for Low Leakage Current Design
    Sunil Kumar
    Balwant Raj
    Balwinder Raj
    Silicon, 2021, 13 : 1599 - 1607
  • [7] Dual-Material Gate-Drain Overlapped DG-TFET Device for Low Leakage Current Design
    Kumar, Sunil
    Raj, Balwant
    Raj, Balwinder
    SILICON, 2021, 13 (05) : 1599 - 1607
  • [8] DC and Analog/RF Performance Analysis of Gate-Drain Underlapped and Channel Engineered TFET
    Ghosh, Sudipta
    Bose, Sayan
    Anwar, Wahid
    Banerjee, Madhusree
    Venkateswaran, P.
    Sarkar, Subir Kumar
    PROCEEDINGS OF 3RD IEEE CONFERENCE ON VLSI DEVICE, CIRCUIT AND SYSTEM (IEEE VLSI DCS 2022), 2022, : 70 - 74
  • [9] Hot Carrier Degradation, TDDB, and 1/fNoise in Poly-Si Tri-gate Nanowire Transistor
    Yoshimura, Yoko
    Ota, Kensuke
    Saitoh, Masumi
    2018 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2018,
  • [10] Borophene vertical dopingless Tunnel FET with high-K dielectric and incorporating gate-drain underlapping technique
    Choudhary, Vibhash
    Kumar, Manoj
    Chugh, Nisha
    Madan, Jaya
    MICRO AND NANOSTRUCTURES, 2025, 198