共 50 条
- [3] The Application of Gate-Drain underlap Architecture in TFET-based Inverters 2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 191 - 193
- [5] Degradation of Low Temperature Poly-Si TFTs under Bipolar Gate Pulses with DC Drain Bias 2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 641 - 643
- [6] Dual-Material Gate-Drain Overlapped DG-TFET Device for Low Leakage Current Design Silicon, 2021, 13 : 1599 - 1607
- [8] DC and Analog/RF Performance Analysis of Gate-Drain Underlapped and Channel Engineered TFET PROCEEDINGS OF 3RD IEEE CONFERENCE ON VLSI DEVICE, CIRCUIT AND SYSTEM (IEEE VLSI DCS 2022), 2022, : 70 - 74
- [9] Hot Carrier Degradation, TDDB, and 1/fNoise in Poly-Si Tri-gate Nanowire Transistor 2018 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2018,
- [10] Borophene vertical dopingless Tunnel FET with high-K dielectric and incorporating gate-drain underlapping technique MICRO AND NANOSTRUCTURES, 2025, 198