共 31 条
- [1] Frequency encoded optical four-bit adder/subtractor with control input using semiconductor optical amplifiers [J]. OPTIK, 2014, 125 (20): : 6183 - 6188
- [3] Novel 8-bit reversible full adder/subtractor using a QCA reversible gate [J]. Journal of Computational Electronics, 2017, 16 : 459 - 472
- [4] Design of a Novel Reversible Full Adder and Reversible Full Subtractor [J]. ADVANCES IN COMPUTING AND INFORMATION TECHNOLOGY, VOL 3, 2013, 178 : 623 - 632
- [7] A novel reversible ternary coded decimal adder/subtractor [J]. Journal of Ambient Intelligence and Humanized Computing, 2021, 12 : 7745 - 7763
- [8] A novel reversible gate and optimised implementation of half adder, subtractor and 2-bit multiplier [J]. Analog Integrated Circuits and Signal Processing, 2024, 118 : 171 - 186
- [9] Parity Preserving Adder/Subtractor using a Novel Reversible Gate [J]. 2015 FIFTH INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS AND NETWORK TECHNOLOGIES (CSNT2015), 2015, : 885 - 888
- [10] A Novel Approach for Reversible Realization of 8-Bit Adder-Subtractor Circuit with Optimized Quantum Cost [J]. FIRST INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING, TECHNOLOGY AND SCIENCE - ICETETS 2016, 2016,