A Novel Nanometric Reversible Four-bit Signed-magnitude Adder/Subtractor

被引:0
|
作者
Boroumand, Soudebeh [1 ]
机构
[1] Islamic Azad Univ, Dept Comp Engn, Tabriz Branch, Tabriz, Iran
关键词
nanotechnology based systems; quantum computing; reversible logic; reversible signed-magnitude adder/subtractor;
D O I
暂无
中图分类号
Q [生物科学];
学科分类号
07 ; 0710 ; 09 ;
摘要
The reversible logic plays a significant role in the synthesis of circuits for quantum computing. Reversible gates have been widely used in low power CMOS design, optical information processing, and bioinformatics, quantum computing and nanotechnology-based systems. A new 3x3 reversible two's complement gate is suggested in this paper. Two quantum models are offered for two's complement gate. These quantum models differ from each other with respect to the quantum cost. Two novel reversible four-bit signed-magnitude adders/subtractors with HNG and ADD/SUB gates are also proposed for the first time. The proposed circuits detect overflow and produce a correct result for inputs in the range of [-7, 7]. The proposed two's complement gate is used in part of the reversible four-bit signed-magnitude adder/subtractor design. The proposed reversible 4-bit signed-magnitude adders/subtractors are evaluated in terms of number of reversible gates, number of garbage outputs, number of constant inputs, quantum cost and hardware complexity. All the scales are in the nanometric area. [Boroumand S. A Novel Nanometric Reversible Four-bit Signed-magnitude Adder/Subtractor. Life Sci J 2012;9(3):1646-1655]. (ISSN: 1097-8135). http://www.lifesciencesite.com. 240
引用
收藏
页码:1646 / 1655
页数:10
相关论文
共 31 条
  • [1] Frequency encoded optical four-bit adder/subtractor with control input using semiconductor optical amplifiers
    Mukherjee, Kousik
    [J]. OPTIK, 2014, 125 (20): : 6183 - 6188
  • [2] Novel 8-bit reversible full adder/subtractor using a QCA reversible gate
    Kianpour, Moein
    Sabbaghi-Nadooshan, Reza
    [J]. JOURNAL OF COMPUTATIONAL ELECTRONICS, 2017, 16 (02) : 459 - 472
  • [3] Novel 8-bit reversible full adder/subtractor using a QCA reversible gate
    Moein Kianpour
    Reza Sabbaghi-Nadooshan
    [J]. Journal of Computational Electronics, 2017, 16 : 459 - 472
  • [4] Design of a Novel Reversible Full Adder and Reversible Full Subtractor
    AnanthaLakshmi, A. V.
    Sudha, G. F.
    [J]. ADVANCES IN COMPUTING AND INFORMATION TECHNOLOGY, VOL 3, 2013, 178 : 623 - 632
  • [5] A novel reversible gate and optimised implementation of half adder, subtractor and 2-bit multiplier
    Soyane, Siddhesh
    Kushwaha, Ajay Kumar
    Dhane, Dhiraj Manohar
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2024, 118 (01) : 171 - 186
  • [6] A novel reversible ternary coded decimal adder/subtractor
    Asadi, Mohammad-Ali
    Mosleh, Mohammad
    Haghparast, Majid
    [J]. JOURNAL OF AMBIENT INTELLIGENCE AND HUMANIZED COMPUTING, 2021, 12 (07) : 7745 - 7763
  • [7] A novel reversible ternary coded decimal adder/subtractor
    Mohammad-Ali Asadi
    Mohammad Mosleh
    Majid Haghparast
    [J]. Journal of Ambient Intelligence and Humanized Computing, 2021, 12 : 7745 - 7763
  • [8] A novel reversible gate and optimised implementation of half adder, subtractor and 2-bit multiplier
    Siddhesh Soyane
    Ajay Kumar Kushwaha
    Dhiraj Manohar Dhane
    [J]. Analog Integrated Circuits and Signal Processing, 2024, 118 : 171 - 186
  • [9] Parity Preserving Adder/Subtractor using a Novel Reversible Gate
    Khandelwal, Ragani
    Saini, Sandeep
    [J]. 2015 FIFTH INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS AND NETWORK TECHNOLOGIES (CSNT2015), 2015, : 885 - 888
  • [10] A Novel Approach for Reversible Realization of 8-Bit Adder-Subtractor Circuit with Optimized Quantum Cost
    Shukla, Vandana
    Singh, O. P.
    Mishra, G. R.
    Tiwari, R. K.
    [J]. FIRST INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING, TECHNOLOGY AND SCIENCE - ICETETS 2016, 2016,