共 50 条
- [42] Mitigating the Dark Silicon Phenomenon on Next-Generation Network Processor Architectures 2015 IEEE International Symposium on Nanoelectronic and Information Systems, 2015, : 124 - 124
- [43] Code-based test generation for validation of functional processor descriptions TOOLS AND ALGORITHMS FOR THE CONSTRUCTION AND ANALYSIS OF SYSTEMS, PROCEEDINGS, 2003, 2619 : 569 - 584
- [44] Acceleration of an Adaptive Cartesian Mesh CFD Solver in the Current Generation Processor Architectures 2018 IEEE 25TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING (HIPC), 2018, : 153 - 161
- [45] New code generation algorithm for QueueCore - An embedded processor with high ILP EIGHTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES, PROCEEDINGS, 2007, : 185 - 192
- [46] Automatic Code Generation on a MOVE Processor Using Cartesian Genetic Programming EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, 2010, 6274 : 238 - 249
- [47] A portable OpenCL Lattice Boltzmann code for multi- and many-core processor architectures 2014 INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE, 2014, 29 : 40 - 49
- [48] The impact of modern FPGA architectures on neural hardware: A case study of the TOTEM neural processor 2004 IEEE INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1-4, PROCEEDINGS, 2004, : 3149 - 3154
- [49] PowerVisor: A Toolset for Visualizing Energy Consumption and Heat Dissipation Processes in Modern Processor Architectures PARALLEL COMPUTING TECHNOLOGIES (PACT 2013), 2013, 7979 : 149 - 153