Branchless Code Generation for Modern Processor Architectures

被引:0
|
作者
Angelou, Alexandros [1 ]
Dadaliaris, Antonios [1 ]
Dimitriou, Georgios [1 ]
Dossis, Michael [2 ]
机构
[1] Univ Thessaly, Dept Comp Sci & Telecommun, Volos, Greece
[2] Univ Western Macedonia, Dept Informat, Kozani, Greece
关键词
Compiler optimizations; Branchless code generation; Branch removal; Vector code;
D O I
10.1145/3503823.3503879
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Compilers apply transformations to the code they compile in order to make it run faster without changing its behavior. This process is called code optimization. Modern compilers apply many different passes of code optimization to ensure maximum runtime performance and efficiency, at the rather negligible expense of larger compilation times. This study focuses on a particular optimization, called branchless optimization, which eliminates code branches by utilizing different data transformation techniques that have the same effect. Such techniques are explored on their implementation on the LLVM IR and MIPS and partly ARM assembly, and ranked based on their runtime efficiency. Moreover, the stages of implementing the optimization transformation are explored, as well as different instruction set features that some CPU architectures provide that can be used to increase the efficiency of the optimization.
引用
收藏
页码:300 / 305
页数:6
相关论文
共 50 条
  • [31] Reconfigurable processor architectures
    Page, I
    MICROPROCESSORS AND MICROSYSTEMS, 1996, 20 (03) : 185 - 196
  • [32] MULTITHREADED PROCESSOR ARCHITECTURES
    BYRD, CT
    HOLLIDAY, MA
    IEEE SPECTRUM, 1995, 32 (08) : 38 - 46
  • [33] VLSI PROCESSOR ARCHITECTURES
    TRELEAVEN, PC
    COMPUTER, 1982, 15 (06) : 33 - 45
  • [34] The challenges of efficient code-generation for massively parallel architectures
    McGuiness, Jason M.
    Egan, Colin
    Christianson, Bruce
    Gao, Guang
    ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2006, 4186 : 416 - 422
  • [35] MICROPROCESSOR ARCHITECTURES: A COMPARISON BASED ON CODE GENERATION BY COMPILER.
    Wirth, Niklaus
    1600, (29):
  • [36] Processor architectures for ontogenesis
    Tempesti, G
    2004 NASA/DOD CONFERENCE ON EVOLVABLE HARDWARE, PROCEEDINGS, 2004, : 269 - 272
  • [37] Address code generation for DSP instruction-set architectures
    Lee, JY
    Park, IC
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2003, 8 (03) : 384 - 395
  • [38] DSP architectures, algorithms, and code-generation: Fission or fusion?
    Simar, R
    SIPS 97 - 1997 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 1997, : 50 - 59
  • [39] Automatic code generation for SIMD DSP architectures: An algebraic approach
    Robelly, JP
    Cichon, G
    Seidel, H
    Fettweis, G
    INTERNATIONAL CONFERENCE ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING, 2004, : 372 - 375
  • [40] DSP architectures, algorithms, and code-generation: Fission or fusion?
    Simar, R
    SECOND ANNUAL IEEE INTERNATIONAL CONFERENCE ON INNOVATIVE SYSTEMS IN SILICON, 1997 PROCEEDINGS, 1997, : 220 - 228