Fringing fields in sub-0.1 μm fully depleted SOI MOSFETs:: optimization of the device architecture

被引：128

作者：

Ernst, T

Tinella, C

Raynaud, C

Cristoloveanu, S

机构：

[1] ENSERG, UMR, LPCS, F-38016 Crolles, France

[2] ST Microelectron, F-38920 Crolles, France

[3] CEA, G, DMEL, SPLIT,LETI,CEA, F-38054 Grenoble, France

来源：

SOLID-STATE ELECTRONICS | 2002年 / 46卷 / 03期

关键词：

SOI; MOSFET; DIBL; full depletion; short-channel effects; fringing field;

D O I：

10.1016/S0038-1101(01)00111-3

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Lateral field penetration in the buried oxide (BOX) and underlying substrate of fully depleted SOI MOSFETs is responsible for a dramatic increase of short-channel effects. An original compact model of the latter phenomena is proposed and used to explore optimized architectures of sub-100 nm transistors. Various architectures including the ground-plane MOSFET, are compared using a quasi-2D analysis in order to evaluate the contribution of the BOX to short-channel effects. (C) 2002 Elsevier Science Ltd. All rights reserved.

引用

页码：373 / 378

页数：6

共 50 条

[21] Device design for subthreshold slope and threshold voltage control in sub-100 nm fully-depleted SOI MOSFETs
Numata, T
Uchida, K
Koga, J
Takagi, S
2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, : 179 - 180
[22] Effect of the transient enhanced diffusion of boron on the characteristics of sub-0.1 μm n-MOSFETS
Kumashiro, S
MATERIALS SCIENCE AND ENGINEERING B-SOLID STATE MATERIALS FOR ADVANCED TECHNOLOGY, 2000, 71 : 148 - 154
[23] NEW EXPERIMENTAL FINDINGS ON HOT-CARRIER EFFECTS IN SUB-0.1 MU-M MOSFETS
BALESTRA, F
MATSUMOTO, T
TSUNO, M
NAKABAYASHI, H
KOYANAGI, M
IEEE ELECTRON DEVICE LETTERS, 1995, 16 (10) : 433 - 435
[24] A study of electrical characteristics improvements in sub-0.1 μm gate length MOSFETs by low temperature operation
Tsuno, M
Yokoyama, S
Shibahara, K
IEICE TRANSACTIONS ON ELECTRONICS, 1998, E81C (12) : 1913 - 1917
[25] Capacitance network model of the short channel effect for 0.1 μm fully depleted SOI MOSFET
Koh, Risho
Kato, Haruo
Matsumoto, Hiroshi
Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes & Review Papers, 1996, 35 (2 B): : 996 - 1000
[26] Performance optimization for the sub-22 nm fully depleted SOI nanowire transistors
Chen, Chun-Yu
Lin, Jyi-Tsong
Chiang, Meng-Hsueh
SOLID-STATE ELECTRONICS, 2014, 92 : 57 - 62
[27] FULLY RADIATIVE CURRENT PATH STRUCTURE (FRACS) FOR SUB-0.1 MU-M EMITTER TRANSISTOR
ONAI, T
NAKAZATO, K
KIYOTA, Y
NAKAMURA, T
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (01) : 23 - 30
[28] Capacitance network model of the short channel effect for 0.1 mu m fully depleted SOI MOSFET
Koh, R
Kato, H
Matsumoto, H
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1996, 35 (2B): : 996 - 1000
[29] OPTIMIZATION OF SERIES RESISTANCE IN SUB-0.2 MU-M SOI MOSFETS
SU, LT
SHERONY, MJ
HU, H
CHUNG, JE
ANTONIADIS, DA
IEEE ELECTRON DEVICE LETTERS, 1994, 15 (05) : 145 - 147
[30] PERFORMANCES AND PHYSICAL-MECHANISMS IN SUB-0.1 MU-M GATE LENGTH LDD MOSFETS AT LOW-TEMPERATURE
BALESTRA, F
NAKABAYASHI, H
TSUNO, M
MATSUMOTO, T
KOYANAGI, M
JOURNAL DE PHYSIQUE IV, 1994, 4 (C6): : 13 - 18

← 1 2 3 4 5 →