A 10-bit Asynchronous SAR ADC with Scalable Conversion Time in 0.18μm CMOS

被引：0

作者：

Tung, Po-Chiang

Fan, Duen-Ting

Tsai, Tsung-Heng ^{[1
]}

机构：

[1] Natl Chung Cheng Univ, Dept Elect Engn, Chiayi, Taiwan

来源：

2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2016年

关键词：

Metastability; Low power; Low voltage; SAR ADC; Asynchronous;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, a 10b 100-to-500 kS/s asynchronous SAR ADC is proposed and prototyped in 0.18 mu m CMOS. The supply voltage is scaled down appropriately for different sampling speeds to minimize the power consumption. At a 0.5-V supply voltage and a 100 kS/s sampling rate, the ADC achieves a signal-to-noise and distortion ratio of 56.35 dB and consumes 424 nW, resulting in a figure of merit of 7.9 fJ/conversion-step. The ADC core occupies an active area of only 0.077 mm(2).

引用

页码：1454 / 1457

页数：4

共 50 条

[41] A design of 10-bit, 10 MS/s Pipelined ADC with Time-interleaved SAR
Jang, ByeongGi
Hayder, Abbas Syed
Do, SungHan
Cho, SungHun
Lee, DongSoo
Pu, YoungGun
Hwang, Keum Cheol
Yang, Youngoo
Lee, Kang-Yoon
MICROELECTRONICS JOURNAL, 2017, 62 : 79 - 84
[42] Designing a Precision Comparator for 10-Bit Synchronization SAR ADC
Xu, Weijia
Chen, Hongmei
PROCEEDINGS OF 2014 IEEE INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION (ASID), 2014, : 77 - 80
[43] DESIGN OF A 10-BIT 100MSPS SAR ADC
Li, Chaorun
Wang, Junwei
Cheng, Qianxi
Wang, Xinan
Zhang, Xing
CONFERENCE OF SCIENCE & TECHNOLOGY FOR INTEGRATED CIRCUITS, 2024 CSTIC, 2024,
[44] A 10-bit 1-GS/s CMOS ADC with FOM=70 fJ/Conversion
Hashemi, Sedigheh
Razavi, Behzad
2012 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2012,
[45] A 10-bit 50-MSPS pipelined CMOS ADC
Hashim, Mohamad-Faizal
Yusoff, Yuzman
Ahmad, Mohd. Rais
2006 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2006, : 459 - +
[46] A 10 bit 50 MS/s SAR ADC with partial split capacitor switching scheme in 0.18 mu m CMOS
Li Dong
Meng Qiao
Li Fei
JOURNAL OF SEMICONDUCTORS, 2016, 37 (01)
[47] An 8-bit, 10 kHz, 5.1 μW, 0.18 μm CMOS SAR ADC for RFID applications with sensing capabilities
J. Marjonen
O. Vermesan
H. Rustad
Analog Integrated Circuits and Signal Processing, 2011, 66 : 389 - 405
[48] A 10-bit 2.5-MS/s SAR ADC with 60.46 dB SNDR in 0.13-μm CMOS technology
Dai, Ruofan
Zheng, Yunlong
Wang, Zi
Zhu, Hongwei
Kong, Weiran
Zou, Shichang
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2014, 80 (02) : 255 - 261
[49] An 8-bit, 10 kHz, 5.1 μW, 0.18 μm CMOS SAR ADC for RFID applications with sensing capabilities
Marjonen, J.
Vermesan, O.
Rustad, H.
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2011, 66 (03) : 389 - 405
[50] A 10-bit 2.5-MS/s SAR ADC with 60.46 dB SNDR in 0.13-μm CMOS technology
Ruofan Dai
Yunlong Zheng
Zi Wang
Hongwei Zhu
Weiran Kong
Shichang Zou
Analog Integrated Circuits and Signal Processing, 2014, 80 : 255 - 261

← 1 2 3 4 5 →