A 10-bit Asynchronous SAR ADC with Scalable Conversion Time in 0.18μm CMOS

被引:0
|
作者
Tung, Po-Chiang
Fan, Duen-Ting
Tsai, Tsung-Heng [1 ]
机构
[1] Natl Chung Cheng Univ, Dept Elect Engn, Chiayi, Taiwan
关键词
Metastability; Low power; Low voltage; SAR ADC; Asynchronous;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a 10b 100-to-500 kS/s asynchronous SAR ADC is proposed and prototyped in 0.18 mu m CMOS. The supply voltage is scaled down appropriately for different sampling speeds to minimize the power consumption. At a 0.5-V supply voltage and a 100 kS/s sampling rate, the ADC achieves a signal-to-noise and distortion ratio of 56.35 dB and consumes 424 nW, resulting in a figure of merit of 7.9 fJ/conversion-step. The ADC core occupies an active area of only 0.077 mm(2).
引用
收藏
页码:1454 / 1457
页数:4
相关论文
共 50 条
  • [1] A 3.03 μW 10-BIT 200 KS/s SAR ADC IN 0.18 μM CMOS
    Zhu, Zhangming
    Xiao, Yu
    Liang, Liang
    Liu, Lianxi
    Yang, Yintang
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2013, 22 (04)
  • [2] A 10-Bit 5 MS/s VCO-SAR ADC in 0.18-μm CMOS
    Xie, Yi
    Liang, Yuhua
    Liu, Maliang
    Liu, Shubin
    Zhu, Zhangming
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (01) : 26 - 30
  • [3] A 10-bit 100-MS/s 5.23-mW SAR ADC in 0.18-μm CMOS
    Ma, Rui
    Wang, Lisha
    Li, Dengquan
    Ding, Ruixue
    Zhu, Zhangming
    MICROELECTRONICS JOURNAL, 2018, 78 : 63 - 72
  • [4] A 0.775mW 10-bit 40-MS/s SAR ADC in 0.18μm CMOS Process
    Yang, Wenzha
    Zhang, Yi
    Dai, Enwen
    Feng, ZhiLin
    Li, Wei
    2016 IEEE INTERNATIONAL CONFERENCE ON UBIQUITOUS WIRELESS BROADBAND (ICUWB2016), 2016,
  • [5] A 10-bit 110 MHz SAR ADC with asynchronous trimming in 65-nm CMOS
    Daiguo Xu
    Shiliu Xu
    Xi Li
    Jie Pu
    Journal of Semiconductors, 2017, (04) : 98 - 106
  • [6] A 10-bit 110 MHz SAR ADC with asynchronous trimming in 65-nm CMOS
    Xu, Daiguo
    Xu, Shiliu
    Li, Xi
    Pu, Jie
    JOURNAL OF SEMICONDUCTORS, 2017, 38 (04)
  • [7] A 10-bit 100MS/s pipelined ADC in 0.18μm CMOS technology
    Lee, Hwei-Yu
    Liu, Shen-Luan
    20TH ANNIVERSARY IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2007, : 3 - +
  • [8] 10-bit, 125 MS/s, 40 mW pipelined ADC in 0.18 μm CMOS
    Yoshioka, M
    Kudo, M
    FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2006, 42 (02): : 248 - 257
  • [9] A 1.8V 1MS/sRail-to-Rail 10-bit SAR ADC in 0.18μm CMOS
    Saisundar, S.
    Cheong, Jia Hao
    Je, Minkyu
    PROCEEDINGS OF THE 2012 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2012, : 83 - 85
  • [10] A 10-bit 50-MS/s Asynchronous SAR ADC in 65nm CMOS
    Zhao, Jiecheng
    Huang, Zhixiang
    Hou, Xueshi
    2022 IEEE 14TH INTERNATIONAL CONFERENCE ON ADVANCED INFOCOMM TECHNOLOGY (ICAIT 2022), 2022, : 225 - 229