共 50 条
- [2] The SystemJ approach to system-level design [J]. FOURTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, 2006, : 149 - +
- [3] VHDL models supporting a system-level design process: A RASSP approach [J]. VHDL INTERNATIONAL USERS' FORUM, PROCEEDINGS, 1997, : 183 - 185
- [4] An evolutionary approach to system-level synthesis [J]. PROCEEDINGS OF THE FIFTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES/CASHE '97), 1997, : 167 - 171
- [5] A system-level approach to controller synthesis [J]. IEEE Transactions on Automatic Control, 2019, 64 (10) : 4079 - 4093
- [6] A heuristic approach to system-level design problems [J]. MIXDES 2007: PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS:, 2007, : 189 - 194
- [7] A hybrid approach for system-level design evaluation [J]. EMBEDDED SYSTEM DESIGN: TOPICS, TECHNIQUES AND TRENDS, 2007, 231 : 165 - +
- [9] A system-level approach for the design of smart sensor interfaces [J]. PROCEEDINGS OF THE IEEE SENSORS 2004, VOLS 1-3, 2004, : 210 - 214
- [10] System-level design of bacterial cell cycle control [J]. FEBS LETTERS, 2009, 583 (24) : 3984 - 3991