A system-level approach to controller synthesis

被引：70
|
作者：
Wang, Yuh-Shyang [1 ]
Matni, Nikolai [2 ]
Doyle, John C. [3 ]
机构：
[1] Control and Optimization Group, GE Global Research Center, Niskayuna,NY,12309, United States
[2] Department of Electrical Engineering and Computer Sciences, UC Berkeley, Berkeley,CA,94720, United States
[3] Department of Control and Dynamical Systems, California Institute of Technology, Pasadena,CA,91125, United States
来源：
IEEE Transactions on Automatic Control | 2019年 / 64卷 / 10期
关键词：
Manuscript received July 31; 2018; accepted December 8; 2018. Date of publication January 3; 2019; date of current version September 25; 2019. This work was supported in part by the Air Force Office of Scientific Research and in part by the National Science Foundation. This paper was presented in part at the 2014 American Control Conference; Portland; OR; USA; June; 4–6; in part at the 52nd Annual Allerton Conference on Communication; Control; and Computing; Monticello; IL; September; 30–October; 3; in part at the 53rd IEEE Conference on Decision and Control; Los Angeles; CA; December; 15–17; in part at the 5th IFAC Workshop on Distributed Estimation and Control in Networked Systems; Philadelphia; PA; 10–11; in part at the 2016 American Control Conference; Boston; MA; July; 6–8; and in part at the 2017 American Control Conference; Seattle; WA; May 24–26. Recommended by Associate Editor K. Takaba. (Corresponding author: Yuh-Shyang Wang.) Y.-S. Wang is with the Control and Optimization Group; GE Global Research Center; Niskayuna; NY; 12309; (e-mail:; yuh-shyang; wang@ge.com);
D O I：
10.1109/TAC.2018.2890753
中图分类号：
学科分类号：
摘要：
58
引用
收藏
页码：4079 / 4093
相关论文
共 50 条
  • [1] An evolutionary approach to system-level synthesis
    Teich, J
    Blickle, T
    Thiele, L
    [J]. PROCEEDINGS OF THE FIFTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES/CASHE '97), 1997, : 167 - 171
  • [2] System-level assertions: approach for electronic system-level verification
    Sohofi, Hassan
    Navabi, Zainalabedin
    [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2015, 9 (03): : 142 - 152
  • [3] SYSTEM-LEVEL FUNCTIONS ENHANCE CONTROLLER IC
    BEACH, R
    GALIN, R
    KORNHAUSER, A
    STARK, M
    VANMIEROP, D
    [J]. ELECTRONICS, 1982, 55 (20): : 95 - 97
  • [4] A system-level communication synthesis approach for hardware/software systems
    BenIsmail, T
    Daveau, JM
    OBrien, K
    Jerraya, AA
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 1996, 20 (03) : 149 - 157
  • [5] A System-Level Synthesis Approach to Industrial Process Control Design
    Arato, Peter
    Nagy, Dezso
    Racz, Gyorgy
    [J]. 2019 IEEE 23RD INTERNATIONAL CONFERENCE ON INTELLIGENT ENGINEERING SYSTEMS (INES 2019), 2019, : 53 - 58
  • [6] Separating Controller Design from Closed-Loop Design: A New Perspective on System-Level Controller Synthesis
    Li, Jing Shuang
    Ho, Dimitar
    [J]. 2020 AMERICAN CONTROL CONFERENCE (ACC), 2020, : 3529 - 3534
  • [7] The SystemJ approach to system-level design
    Gruian, Flavius
    Roop, Partha
    Salcic, Zoran
    Radojevic, Ivan
    [J]. FOURTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, 2006, : 149 - +
  • [8] Electronic System-Level Synthesis Methodologies
    Gerstlauer, Andreas
    Haubelt, Christian
    Pimentel, Andy D.
    Stefanov, Todor P.
    Gajski, Daniel D.
    Teich, Juergen
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (10) : 1517 - 1530
  • [9] Electronic system-level synthesis methodologies
    Gerstlauer, Andreas
    Haubelt, Christian
    Pimentel, Andy D.
    Stefanov, Todor P.
    Gajski, Daniel D.
    Teich, Jürgen
    [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2009, 28 (01) : 1517 - 1530
  • [10] A system-level approach for embedded memory robustness
    Mariani, R
    Boschi, G
    [J]. SOLID-STATE ELECTRONICS, 2005, 49 (11) : 1791 - 1798
12345