Ultra-low voltage implicit multiplexed differential flip-flop with enhanced noise immunity

被引:3
|
作者
Sung, W. -H. [1 ,2 ]
Lee, M. -C. [1 ,2 ]
Chung, C. -C. [3 ]
Lee, C. -Y. [1 ,2 ]
机构
[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan
[2] Natl Chiao Tung Univ, Inst Elect, Hsinchu 300, Taiwan
[3] Natl Chung Cheng Univ, Dept Comp Sci & Informat Engn, Minhsiung Township 621, Chiayi County, Taiwan
关键词
D O I
10.1049/el.2012.3016
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An ultra-low voltage 22T implicit multiplexed differential (IMD) flip-flop (FF) is proposed. An implicit multiplexer is designed to simplify the differential FF complexity, while its control data path is able to enhance the FF noise immunity as well. So, the fully static IMD-FF with modified differential topology provides a sufficient noise margin under voltage scaling. On the other hand, the IMD-FF operation avoids considerable DC current dissipation to save active power and suppresses the idle leakage by stacked transistors. The post-layout simulation in 90 nm CMOS process with 400 mV supply voltage shows that the IMD-FF achieves 56% active power and 42.2% leakage power reduction. The tolerable noise energy is enhanced by 18.9% on average. Finally, this work provides 93% function yield rate under the effect of process-voltage-temperature variations and 40 pJ input noise energy.
引用
收藏
页码:1452 / 1453
页数:2
相关论文
共 50 条
  • [1] Ultra-Low Power Subthreshold Flip-Flop Design
    Fisher, Sagi
    Teman, Adam
    Vaysman, Dmitry
    Gertsman, Alexander
    Yadid-Pecht, Orly
    [J]. ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1573 - 1576
  • [2] Ultra-Low Power NAND Based Multiplexer And Flip-Flop
    Varun, Ishan
    Gupta, Tarun Kumar
    [J]. 2013 4TH NIRMA UNIVERSITY INTERNATIONAL CONFERENCE ON ENGINEERING (NUICONE 2013), 2013,
  • [3] HIGH SPEED ULTRA LOW-VOLTAGE DIFFERENTIAL D FLIP-FLOP FOR LOW-VOLTAGE CMOS DESIGN
    Berg, Y.
    [J]. 2013 IEEE FAIBLE TENSION FAIBLE CONSOMMATION (FTFC), 2013,
  • [4] Study on design of a flip-flop with asymmetrical noise immunity
    Tsukagoshi, Tsuneo
    Nitta, Shuichi
    Mutoh, Atsuo
    [J]. Electronics and Communications in Japan, Part I: Communications (English translation of Denshi Tsushin Gakkai Ronbunshi), 2001, 84 (03): : 12 - 20
  • [5] A study on design of a flip-flop with asymmetrical noise immunity
    Tsukagoshi, T
    Nitta, S
    Mutoh, A
    [J]. ELECTRONICS AND COMMUNICATIONS IN JAPAN PART I-COMMUNICATIONS, 2001, 84 (03): : 12 - 20
  • [6] EDSU: Error detection and sampling unified flip-flop with ultra-low overhead
    Hao, Ziyi
    Xiang, Xiaoyan
    Chen, Chen
    Meng, Jianyi
    Ding, Yong
    Yan, Xiaolang
    [J]. IEICE ELECTRONICS EXPRESS, 2016, 13 (16):
  • [7] Robust ultra-low power subthreshold logic flip-flop design for reconfigurable architecture
    Chavan, Ameet
    Dukle, Gaurav
    Graniello, Ben
    MacDonald, Eric
    [J]. RECONFIG 2006: PROCEEDINGS OF THE 2006 IEEE INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGA'S, 2006, : 142 - +
  • [8] Ultra-Low Power Pulse-Triggered CNTFET-Based Flip-Flop
    Karimi, Ahmad
    Rezai, Abdalhossein
    Hajhasheinkhani, Mohammad Mahdi
    [J]. IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2019, 18 : 756 - 761
  • [9] Variation-Aware Flip-Flop Energy Optimization for Ultra Low Voltage Operation
    Kamakari, Tatsuya
    Nishizawa, Shinichi
    Ishihara, Tohru
    Onodera, Hidetoshi
    [J]. 2014 27TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2014, : 17 - 22
  • [10] A D-Type Flip-Flop with Enhanced Timing Using Low Supply Voltage
    Bondoq, Osama
    Abugharbieh, Khaldoon
    Hasan, Abdullah
    [J]. 2020 IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2020,