共 50 条
- [1] Ultra-Low Power Subthreshold Flip-Flop Design [J]. ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1573 - 1576
- [2] Ultra-Low Power NAND Based Multiplexer And Flip-Flop [J]. 2013 4TH NIRMA UNIVERSITY INTERNATIONAL CONFERENCE ON ENGINEERING (NUICONE 2013), 2013,
- [3] HIGH SPEED ULTRA LOW-VOLTAGE DIFFERENTIAL D FLIP-FLOP FOR LOW-VOLTAGE CMOS DESIGN [J]. 2013 IEEE FAIBLE TENSION FAIBLE CONSOMMATION (FTFC), 2013,
- [4] Study on design of a flip-flop with asymmetrical noise immunity [J]. Electronics and Communications in Japan, Part I: Communications (English translation of Denshi Tsushin Gakkai Ronbunshi), 2001, 84 (03): : 12 - 20
- [5] A study on design of a flip-flop with asymmetrical noise immunity [J]. ELECTRONICS AND COMMUNICATIONS IN JAPAN PART I-COMMUNICATIONS, 2001, 84 (03): : 12 - 20
- [6] EDSU: Error detection and sampling unified flip-flop with ultra-low overhead [J]. IEICE ELECTRONICS EXPRESS, 2016, 13 (16):
- [7] Robust ultra-low power subthreshold logic flip-flop design for reconfigurable architecture [J]. RECONFIG 2006: PROCEEDINGS OF THE 2006 IEEE INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGA'S, 2006, : 142 - +
- [9] Variation-Aware Flip-Flop Energy Optimization for Ultra Low Voltage Operation [J]. 2014 27TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2014, : 17 - 22
- [10] A D-Type Flip-Flop with Enhanced Timing Using Low Supply Voltage [J]. 2020 IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2020,