A Machine Learning Methodology for Cache Memory Design Based on Dynamic Instructions

被引:3
|
作者
Navarro, Osvaldo [1 ]
Yudi, Jones [1 ]
Hoffmann, Javier [1 ]
Hernandez, Hector Gerardo Munoz [2 ]
Huebner, Michael [2 ]
机构
[1] Ruhr Univ Bochum, Chair Embedded Syst Informat Technol, Univ Str 150, D-44801 Bochum, Germany
[2] Brandenburg Tech Univ Cottbus, Chair Comp Engn, Konrad Wachsmann Allee 5, D-03046 Cottbus, Germany
关键词
Supervised learning; cache memory; cache memory design; machine learning; classification;
D O I
10.1145/3376920
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Cache memories are an essential component of modern processors and consume a large percentage of their power consumption. Its efficacy depends heavily on the memory demands of the software. Thus, finding the optimal cache for a particular program is not a trivial task and usually involves exhaustive simulation. In this article, we propose a machine learning-based methodology that predicts the optimal cache reconfiguration for any given application, based on its dynamic instructions. Our evaluation shows that our methodology reaches 91.1% accuracy. Moreover, an additional experiment shows that only a small portion of the dynamic instructions (10%) suffices to reach 89.71% accuracy.
引用
收藏
页数:20
相关论文
共 50 条
  • [1] A Machine Learning Methodology for Cache Recommendation
    Navarro, Osvaldo
    Mori, Jones
    Hoffmann, Javier
    Stuckmann, Fabian
    Hubner, Michael
    APPLIED RECONFIGURABLE COMPUTING, 2017, 10216 : 311 - 322
  • [2] Using neuro-fuzzy methodology in cache memory design
    Diab, H
    Abdul-Samad, R
    Saade, JJ
    Mrad, F
    JOURNAL OF INTELLIGENT & FUZZY SYSTEMS, 2000, 8 (04) : 289 - 300
  • [3] Cache Based Dynamic Memory Management For GPS
    Livshits, David
    Wiseman, Yair
    2011 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), 2011,
  • [4] Methodology for machine learning in chemical design
    Chonde, Seifu
    Storer, Joey
    Mueller, Karl
    Kumara, Soundar
    ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2015, 249
  • [5] A machine learning-based memory forensics methodology for TOR browser artifacts
    Pizzolante, Raffaele
    Castiglione, Arcangelo
    Carpentieri, Bruno
    Contaldo, Roberto
    D'Angelo, Gianni
    Palmieri, Francesco
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2021, 33 (23):
  • [6] A cache memory prioritizing long waiting load instructions
    Hasegawa, Yusuke
    Suzuki, Ken-ichi
    Nakamura, Tadao
    INFORMATION-AN INTERNATIONAL INTERDISCIPLINARY JOURNAL, 2007, 10 (05): : 663 - 671
  • [7] Dynamic Thread Mapping Based on Machine Learning for Transactional Memory Applications
    Castro, Marcio
    Wanderley Goes, Luis Fabricio
    Fernandes, Luiz Gustavo
    Mehaut, Jean-Francois
    EURO-PAR 2012 PARALLEL PROCESSING, 2012, 7484 : 465 - 476
  • [8] Automatic Test Generation Methodology for Verification of a Cache Memory Based on the Graph Model of Cache Hierarchy
    Garashchenko, Anton V.
    Putrya, Fedor M.
    Gagarina, Larisa
    Garashchenko, Alena V.
    Dzhurakulov, Albert A.
    PROCEEDINGS OF THE 2019 IEEE CONFERENCE OF RUSSIAN YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING (EICONRUS), 2019, : 1876 - 1879
  • [9] Reconfigurable Cache Memory Architecture Design based on VHDL
    Omran, Safaa S.
    Amory, Ibrahim A.
    2017 INTERNATIONAL CONFERENCE ON ELECTRICAL AND COMPUTING TECHNOLOGIES AND APPLICATIONS (ICECTA), 2017, : 167 - 172
  • [10] Receding Horizon Cache and Extreme Learning Machine Based Reinforcement Learning
    Shao, Zhifei
    Er, Meng Joo
    Huang, Guang-Bin
    2012 12TH INTERNATIONAL CONFERENCE ON CONTROL, AUTOMATION, ROBOTICS & VISION (ICARCV), 2012, : 1591 - 1596