3D-Stacked Vertical Channel Nonvolatile Polymer Memory

被引：18
|
作者：
Hwang, Sun Kak [1 ]
Cho, Suk Man [1 ]
Kim, Kang Lib [1 ]
Park, Cheolmin [1 ]
机构：
[1] Yonsei Univ, Dept Mat Sci & Engn, Seoul 120749, South Korea
来源：
ADVANCED ELECTRONIC MATERIALS | 2015年 / 1卷 / 1-2期
基金：
新加坡国家研究基金会;
关键词：
LOW-VOLTAGE; TRANSISTOR MEMORIES; SEMICONDUCTOR; NANOPARTICLES; FILMS;
D O I：
10.1002/aelm.201400042
中图分类号：
TB3 [工程材料学];
学科分类号：
0805 ; 080502 ;
摘要：
A 3D-stacked one transistor memory with vertically defined submicrometer channels is realized by carefully designing device architecture involving repetitive deposition of layers in combination with a one-step bilayer transfer of a ferroelectric layer and a semiconducting one. The devices represent a milestone in the realization of mechanically flexible, one-transistor polymer memory with high memory performance.
引用
收藏
页数：7
相关论文
共 50 条
  • [31] Research on Thermal Analysis Method of 3D-stacked MRAM
    Yong R.-X.
    Jiang Y.-F.
    [J]. Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2023, 51 (10): : 2775 - 2782
  • [32] Thermal Management for 3D-Stacked Systems via Unified Core-Memory Power Regulation
    Shen, Yixian
    Schreuders, Leo
    Pathania, Anuj
    Pimentel, Andy D.
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2023, 22 (05)
  • [33] An Optimized 3D-Stacked Memory Architecture by Exploiting Excessive, High-Density TSV Bandwidth
    Woo, Dong Hyuk
    Seong, Nak Hee
    Lewis, Dean L.
    Lee, Hsien-Hsin S.
    [J]. HPCA-16 2010: SIXTEENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2010, : 429 - 440
  • [34] Accelerating Sparse Matrix-Matrix Multiplication with 3D-Stacked Logic-in-Memory Hardware
    Zhu, Qiuling
    Graf, Tobias
    Sumbul, H. Ekin
    Pileggi, Larry
    Franchetti, Franz
    [J]. 2013 IEEE CONFERENCE ON HIGH PERFORMANCE EXTREME COMPUTING (HPEC), 2013,
  • [35] A 3D-Stacked Logic-in-Memory Accelerator for Application-Specific Data Intensive Computing
    Zhu, Qiuling
    Akin, Berkin
    Sumbul, H. Ekin
    Sadi, Fazle
    Hoe, James C.
    Pileggi, Larry
    Franchetti, Franz
    [J]. 2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,
  • [36] IMEC demonstrates feasibility of 3D-stacked IC integration
    不详
    [J]. ELECTRONICS WORLD, 2007, 113 (1855): : 4 - 4
  • [37] Test and Debug Solutions for 3D-Stacked Integrated Circuits
    Deutsch, Sergej
    Chakraharty, Krishnendu
    [J]. 2015 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2015,
  • [38] Multilevel vertical-channel SONOS nonvolatile memory on SOI
    Lee, YK
    Sim, JS
    Sung, SK
    Lee, CJ
    Kim, TH
    Lee, JD
    Park, BG
    Lee, DH
    Kim, YW
    [J]. IEEE ELECTRON DEVICE LETTERS, 2002, 23 (11) : 664 - 666
  • [39] Algorithm/Hardware Co-optimized SAR Image Reconstruction with 3D-stacked Logic in Memory
    Sadi, Fazle
    Akin, Berkin
    Popovici, Doru T.
    Hoe, James C.
    Pileggi, Larry
    Franchetti, Franz
    [J]. 2014 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2014,
  • [40] NDC: Analyzing the Impact of 3D-Stacked Memory plus Logic Devices on Map Reduce Workloads
    Pugsley, Seth H.
    Jestes, Jeffrey
    Zhang, Huihui
    Balasubramonian, Rajeev
    Srinivasan, Vijayalakshmi
    Buyuktosunoglu, Alper
    Davis, Al
    Li, Feifei
    [J]. 2014 IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE (ISPASS), 2014, : 190 - 200
12345