3D-Stacked Vertical Channel Nonvolatile Polymer Memory

被引：18
|
作者：
Hwang, Sun Kak [1 ]
Cho, Suk Man [1 ]
Kim, Kang Lib [1 ]
Park, Cheolmin [1 ]
机构：
[1] Yonsei Univ, Dept Mat Sci & Engn, Seoul 120749, South Korea
来源：
ADVANCED ELECTRONIC MATERIALS | 2015年 / 1卷 / 1-2期
基金：
新加坡国家研究基金会;
关键词：
LOW-VOLTAGE; TRANSISTOR MEMORIES; SEMICONDUCTOR; NANOPARTICLES; FILMS;
D O I：
10.1002/aelm.201400042
中图分类号：
TB3 [工程材料学];
学科分类号：
0805 ; 080502 ;
摘要：
A 3D-stacked one transistor memory with vertically defined submicrometer channels is realized by carefully designing device architecture involving repetitive deposition of layers in combination with a one-step bilayer transfer of a ferroelectric layer and a semiconducting one. The devices represent a milestone in the realization of mechanically flexible, one-transistor polymer memory with high memory performance.
引用
收藏
页数：7
相关论文
共 50 条
  • [21] Design Space Exploration for 3D-stacked DRAMs
    Weis, Christian
    Wehn, Norbert
    Igor, Loi
    Benini, Luca
    [J]. 2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 389 - 394
  • [22] FAULTSIM: A Fast, Configurable Memory-Reliability Simulator for Conventional and 3D-Stacked Systems
    Nair, Prashant J.
    Roberts, David A.
    Qureshi, Moinuddin K.
    [J]. ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2016, 12 (04)
  • [23] On-Chip Checkpointing with 3D-Stacked Memories
    Sato, Masayuki
    Egawa, Ryusuke
    Takizawa, Hiroyuki
    Kobayashi, Hiroaki
    [J]. 2014 INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2014,
  • [24] Near-memory Computing on FPGAs with 3D-stacked Memories: Applications, Architectures, and Optimizations
    Iskandar, Veronia
    Abd El Ghany, Mohamed A.
    Goehringer, Diana
    [J]. ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2023, 16 (01)
  • [25] Thermal-aware Memory System Synthesis for MPSoCs with 3D-stacked Hybrid Memories
    Liu, Chia-Yin
    Chen, Yi-Jung
    Hariyama, Masanori
    [J]. PROCEEDINGS OF THE 35TH ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING (SAC'20), 2020, : 546 - 553
  • [26] EXTREME: Exploiting Page Table for Reducing Refresh Power of 3D-Stacked DRAM Memory
    Shin, Ho Hyun
    Park, Young Min
    Choi, Duheon
    Kim, Byoung Jin
    Cho, Dae-Hyung
    Chung, Eui-Young
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2018, 67 (01) : 32 - 44
  • [27] Performance Implications of NoCs on 3D-Stacked Memories: Insights from the Hybrid Memory Cube
    Hadidi, Ramyad
    Asgari, Bahar
    Young, Jeffrey
    Mudassar, Burhan Ahmad
    Garg, Kartikay
    Krishna, Tushar
    Kim, Hyesoon
    [J]. 2018 IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE (ISPASS), 2018, : 99 - 108
  • [28] Exploring the Vulnerability of CMPs to Soft Errors with 3D Stacked Nonvolatile Memory
    Sun, Guangyu
    Kursun, Eren
    Rivers, Jude A.
    Xie, Yuan
    [J]. ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2013, 9 (03)
  • [29] Modeling TSV Open Defects in 3D-Stacked DRAM
    Jiang, Li
    Liu, Yuxi
    Duan, Lian
    Xie, Yuan
    Xu, Qiang
    [J]. INTERNATIONAL TEST CONFERENCE 2010, 2010,
  • [30] Quantifying and Coping with Parametric Variations in 3D-Stacked Microarchitectures
    Ozdemir, Serkan
    Pan, Yan
    Das, Abhishek
    Memik, Gokhan
    Loh, Gabriel
    Choudhary, Alok
    [J]. PROCEEDINGS OF THE 47TH DESIGN AUTOMATION CONFERENCE, 2010, : 144 - 149
12345