PAT-Noxim: A Precise Power & Thermal Cycle-Accurate NoC Simulator

被引:0
|
作者
Norollah, Amin [1 ]
Derafshi, Danesh [1 ]
Beitollahi, Hakem [1 ]
Patooghy, Ahmad [2 ]
机构
[1] Iran Univ Sci & Technol, Dept Comp Engn, Tehran, Iran
[2] Univ Cent Arkansas, Dept Comp Sci, Conway, AR USA
关键词
Energy Efficiency; Temperature Effect Inversion; Design Space Exploration; Network-on-Chip; PERFORMANCE; NETWORK;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Ever increasing number of on-chip cores magnifies the need for efficient Network on Chip (NoC) architecture designs. To have a wide design space exploration, accurate simulators play a key role to estimate power consumption, area and temperature profile of NoCs. Access-Noxim as one of the well-known NoC simulators is used by several researchers to perform cycle-accurate simulations for different NoC architectures. However, this simulator lacks power and thermal accuracy due to ignoring the temperature/power cross impact which is also known as Temperature Effect Inversion. This paper presents PAT-Noxim, to address this source of inaccuracy in the Access-Noxim simulator. PAT-Noxim uses architecture-level tools to calculate power consumption and area more accurately with considering the power/temperature cross impact. PAT-Noxim simulator now supports several architectural alternatives including pipelined and non-pipelined routers, and arbitrary number of virtual channels per each port. In addition, the PAT-Noxim renders results for a wide ranges of VLSI fabrication technologies from 90 nm down to 22 nm. Obtained results by the PAT-Noxim simulator indicate 5.45% and 11.6% more accuracy in estimation of power consumption and temperature parameters respectively.
引用
收藏
页码:163 / 168
页数:6
相关论文
共 50 条
  • [31] Fast and Cycle-Accurate Simulation of RTL NoC Designs Using Test-Driven Cellular Automata
    Seok, Moon Gi
    Sarjoughian, Hessam S.
    Choi, Changbeom
    Park, Daejin
    IEEE ACCESS, 2020, 8 : 2670 - 2686
  • [32] AMPS: Accelerating McPAT Power Evaluation Without Cycle-Accurate Simulations
    Fu, Wenjie
    Ling, Ming
    Wang, Wei
    Shi, Longxing
    IEEE EMBEDDED SYSTEMS LETTERS, 2020, 12 (01) : 13 - 16
  • [33] Embedded processor validation environment using a cycle-accurate retargetable instruction-set simulator
    Yang H.
    Lee M.
    The Journal of Supercomputing, 2005, 33 (1) : 19 - 32
  • [34] DRAMSys4.0: A Fast and Cycle-Accurate SystemC/TLM-Based DRAM Simulator
    Steiner, Lukas
    Jung, Matthias
    Prado, Felipe S.
    Bykov, Kirill
    Wehn, Norbert
    EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, SAMOS 2020, 2020, 12471 : 110 - 126
  • [35] Embedded processor validation environment using a cycle-accurate retargetable instruction-set simulator
    Yang, HM
    Lee, M
    JOURNAL OF SUPERCOMPUTING, 2005, 33 (1-2): : 19 - 32
  • [36] Embedded processor validation environment using a cycle-accurate retargetable instruction-set simulator
    Hoonmo Yang
    Moonkey Lee
    The Journal of Supercomputing, 2005, 33 (1-2) : 19 - 32
  • [37] Cycle-accurate test power modeling and its application to SoC test scheduling
    Samii, Soheil
    Larsson, Erik
    Chakrabarty, Krishnendu
    Peng, Zebo
    2006 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2006, : 897 - +
  • [38] Cycle-accurate macro-models for RT-level power analysis
    Qiu, QR
    Wu, Q
    Pedram, M
    Ding, CS
    1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, 1997, : 125 - 130
  • [39] Precision tunable RTL macro-modelling cycle-accurate power estimation
    Schafer, B. Carrion
    Wakabayashi, K.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2011, 5 (02): : 95 - 103
  • [40] Cycle-accurate macro-models for RT-level power analysis
    Wu, Q
    Qiu, Q
    Pedram, M
    Ding, CS
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (04) : 520 - 528