A hybrid element method for calculation of capacitances from the layout of integrated circuits

被引：0
|
作者：
Nowacka, EB [1 ]
Dewilde, P [1 ]
Smedes, T [1 ]
机构：
[1] DELFT UNIV TECHNOL,DEPT ELECT ENGN,NL-2600 GA DELFT,NETHERLANDS
来源：
BOUNDARY ELEMENT TECHNOLOGY XI | 1996年
关键词：
D O I：
暂无
中图分类号：
TH [机械、仪表工业];
学科分类号：
0802 ;
摘要：
引用
收藏
页码：415 / 424
页数：10
相关论文
共 50 条
  • [31] Novel finite element method for the modelling of multiple reflections in photonic integrated circuits
    Ging, John A.
    O'Dowd, Ronan
    PHOTON MANAGEMENT II, 2006, 6187 : U275 - U286
  • [32] CALCULATION OF CIRCUITS WITH LUMPED-ELEMENT CIRCULATORS
    PANOV, AE
    RADIOTEKHNIKA I ELEKTRONIKA, 1973, 18 (09): : 1845 - 1850
  • [33] Stray Capacitances Influences and Windings Layout of the Integrated-Transformer in the Input-Series Converter
    Meng T.
    An Y.
    Ben H.
    Diangong Jishu Xuebao/Transactions of China Electrotechnical Society, 2021, 36 (24): : 5272 - 5282
  • [34] Identification of Integrated Circuits Based on Layout Layers Routing Information
    Bulakh, Dmitry A.
    Korshunov, Andrey, V
    Ilin, Sergei A.
    PROCEEDINGS OF THE 2021 IEEE CONFERENCE OF RUSSIAN YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING (ELCONRUS), 2021, : 1965 - 1968
  • [35] COMPUTER-AIDED DESIGN OF THE LAYOUT OF INTEGRATED CIRCUITS (CADLIC).
    Klamet, Heinz
    1600, North-Holland Publ Co, Amsterdam, Neth
  • [36] 3D Integrated Circuits Layout Optimization Game
    Grzesiak-Kopec, Katarzyna
    Nowak, Leszek
    Ogorzalek, Maciej
    ARTIFICIAL INTELLIGENCE AND SOFT COMPUTING, ICAISC 2017, PT II, 2017, 10246 : 444 - 453
  • [37] ON-LINE GRAPHICS APPLIED TO LAYOUT DESIGN OF INTEGRATED CIRCUITS
    SPITALNY, A
    GOLDBERG, MJ
    PROCEEDINGS OF THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, 1967, 55 (11): : 1982 - +
  • [38] Optimization algorithm of the subnanosecond-range integrated circuits layout
    Marcinkevicius, Albinas Jonas
    Jasonis, Vaidas
    20TH INTERNATIONAL CONFERENCE, EURO MINI CONFERENCE CONTINUOUS OPTIMIZATION AND KNOWLEDGE-BASED TECHNOLOGIES, EUROPT'2008, 2008, : 279 - 284
  • [39] A NETWORK COMPARISON ALGORITHM FOR LAYOUT VERIFICATION OF INTEGRATED-CIRCUITS
    BARKE, E
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1984, 3 (02) : 135 - 141
  • [40] PARASITIC CAPACITANCES AND INDUCTANCES FOR MULTILEVEL INTERCONNECTIONS ON GAAS-BASED INTEGRATED-CIRCUITS
    GOEL, AK
    HUANG, YR
    JOURNAL OF ELECTROMAGNETIC WAVES AND APPLICATIONS, 1991, 5 (4-5) : 477 - 502
12345