共 50 条
- [21] Design of Fast FIR Filter Using Compressor and Carry Select Adder [J]. 2016 3RD INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2016, : 466 - 471
- [22] Efficient Carry Select Adder Design for FPGA Implementation [J]. INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY AND SYSTEM DESIGN 2011, 2012, 30 : 449 - 456
- [23] Design of Low Power and High Speed Ripple Carry Adder [J]. 2014 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2014,
- [24] Low Power High Performance Carry Select Adder [J]. 2017 INTERNATIONAL CONFERENCE OF ELECTRONICS, COMMUNICATION AND AEROSPACE TECHNOLOGY (ICECA), VOL 2, 2017, : 601 - 603
- [25] Design of Low Power and High Speed Modified Carry Select Adder for 16 bit Vedic Multiplier [J]. 2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2014,
- [26] An Area Optimized Carry Select Adder [J]. 2015 IEEE POWER, COMMUNICATION AND INFORMATION TECHNOLOGY CONFERENCE (PCITC-2015), 2015, : 589 - 594
- [27] High speed adder circuit using dummy carry method [J]. 1997 SYMPOSIUM ON VLSI CIRCUITS: DIGEST OF TECHNICAL PAPERS, 1997, : 39 - 40
- [28] AN EFFICIENT STRUCTURE OF CARRY SELECT ADDER [J]. 2014 INTERNATIONAL CONFERENCE ON GREEN COMPUTING COMMUNICATION AND ELECTRICAL ENGINEERING (ICGCCEE), 2014,
- [30] High-speed adder design using time borrowing and early carry propagation [J]. 13TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2000, : 43 - 47