Design of High Speed Carry Select Adder Using Brent Kung Adder

被引:0
|
作者
Potdukhe, Pappu P. [1 ]
Jaiswal, Vishal D. [1 ]
机构
[1] DMIETR, Dept E&Tc Engn, Wardha, MH, India
关键词
Brent Kung (BK) Adder; Ripple Carry Adder; Power; Delay;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, Carry Select Adder (CSA) architecture are proposed using parallel prefix adder. Instead of using 4-bit Ripple Carry Adder (RCA), parallel prefix adder i.e., 4-bit Brent Kung (BK) adder is used to design CSA. Adders are key element in digital design, performing not only addition operation, but also many other function such as subtraction, multiplication and division. Ripple Carry Adder ( RCA) gives the most complicated design as-well-as longer computation time. The time critical application use Brent Kung parallel prefix adder to drive fast results but they lead to increase in area. Carry Select Adder understands between RCA and BK in term of area and delay. Delay of RCA is larger therefore we have replaced it with Brent Kung parallel prefix adder which gives fast result. Power and delay of 4-bit RCA and 4-bit BK adder architecture are calculated at different input voltage. This paper describes comparative performance of 4-bit RCA and 4-Bit BK parallel prefix adder designed using TANNER EDA tool.
引用
收藏
页码:652 / 655
页数:4
相关论文
共 50 条
  • [21] Design of Fast FIR Filter Using Compressor and Carry Select Adder
    Patel, Deepak Kumar
    Chouksey, Raksha
    Saxena, Minal
    [J]. 2016 3RD INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2016, : 466 - 471
  • [22] Efficient Carry Select Adder Design for FPGA Implementation
    Kumar, Sajesh U.
    Salih, Mohamed K. K.
    [J]. INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY AND SYSTEM DESIGN 2011, 2012, 30 : 449 - 456
  • [23] Design of Low Power and High Speed Ripple Carry Adder
    Archana, S.
    Durga, G.
    [J]. 2014 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2014,
  • [24] Low Power High Performance Carry Select Adder
    Natarajan, P. B.
    Ghosh, Samit Kumar
    Karthik, R.
    [J]. 2017 INTERNATIONAL CONFERENCE OF ELECTRONICS, COMMUNICATION AND AEROSPACE TECHNOLOGY (ICECA), VOL 2, 2017, : 601 - 603
  • [25] Design of Low Power and High Speed Modified Carry Select Adder for 16 bit Vedic Multiplier
    Prasad, Bhavani Y.
    Chokkakula, Ganesh
    Reddy, Srikanth P.
    Samhitha, N. R.
    [J]. 2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2014,
  • [26] An Area Optimized Carry Select Adder
    Sahu, Rupashree
    Subudhi, Asit Kumar
    [J]. 2015 IEEE POWER, COMMUNICATION AND INFORMATION TECHNOLOGY CONFERENCE (PCITC-2015), 2015, : 589 - 594
  • [27] High speed adder circuit using dummy carry method
    Mori, J
    Kondo, Y
    Ikumi, N
    [J]. 1997 SYMPOSIUM ON VLSI CIRCUITS: DIGEST OF TECHNICAL PAPERS, 1997, : 39 - 40
  • [28] AN EFFICIENT STRUCTURE OF CARRY SELECT ADDER
    Rajesh, A.
    Madhumalini, M.
    [J]. 2014 INTERNATIONAL CONFERENCE ON GREEN COMPUTING COMMUNICATION AND ELECTRICAL ENGINEERING (ICGCCEE), 2014,
  • [29] High-speed and energy efficient carry select adder (CSLA) dominated by carry generation logic
    Nam, Minho
    Choi, Yeonhun
    Cho, Kyoungrok
    [J]. MICROELECTRONICS JOURNAL, 2018, 79 : 70 - 78
  • [30] High-speed adder design using time borrowing and early carry propagation
    Jung, G
    Sobelman, GE
    [J]. 13TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2000, : 43 - 47