Finite element simulation of thermomechanical stress evolution in Cu/low-k interconnects during manufacturing and subsequent thermal cycling

被引：2
|
作者：
Chérault, N [1 ]
Besson, J [1 ]
Goldberg, C [1 ]
Casanova, N [1 ]
Berger, MH [1 ]
机构：
[1] Ecole Mines, Ctr Mat PM Fourt, F-91003 Evry, France
来源：
PROCEEDINGS OF ESSDERC 2005: 35TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE | 2005年
关键词：
D O I：
10.1109/ESSDER.2005.1546692
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The integration of low-k interlayer dielectrics in interconnects is associated with an increase in mechanical reliability risks. Thermomechanical stresses must be evaluated to understand the behavior of interconnects. As manufacturing processes can introduce large stresses, a sequential process modeling technique is developed in this study. The constituent materials of the interconnects are described by a single elasto-plastic constitutive equation developed from substrate curvature measurements. Stresses in Cu/low-k lines are also evaluated. A good correlation between finite element modeling and curvature measurements is obtained.
引用
收藏
页码：493 / 496
页数：4
相关论文
共 50 条
  • [41] Effect of grain growth stress and stress gradient on stress-induced voiding in damascene Cu/low-k interconnects for ULSI
    Paik, JM
    Park, IM
    Joo, YC
    THIN SOLID FILMS, 2006, 504 (1-2) : 284 - 287
  • [42] Effect of stress control layer (SCL) on via-stability in organic Low-k/Cu dual damascene interconnects under thermal cycle stress
    Tagami, A
    Ohtake, H
    Hayashi, Y
    Miyamoto, H
    PROCEEDINGS OF THE IEEE 2003 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2003, : 213 - 215
  • [43] Low damage via formation with low resistance by NH3 thermal reduction for Cu ultra low-k interconnects
    Okamura, H
    Ogawa, S
    PROCEEDINGS OF THE IEEE 2004 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2004, : 42 - 44
  • [44] Fundamental Material Aspects of Thermal-Mechanical-Electrical Reliability of Low-k Dielectric Materials and Cu Interconnects
    King, Sean
    2014 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT (IIRW), 2014, : 41 - 41
  • [45] Electromigration and stress voiding of Cu/low-k semiconductor interconnects-65 nm interconnect technology and beyond
    He, Xiaoling
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2007, 2 (02) : 115 - 139
  • [46] Stress Induced Voiding Behavior of Electroplated Copper Thin Films in Highly Scaled Cu/low-k interconnects
    Huang, Clement
    Juan, Alex
    Su, K. C.
    2020 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2020,
  • [47] Mechanisms of Electromigration under AC and Pulsed-DC Stress in Cu/Low-k Dual Damascene Interconnects
    Lin, M. H.
    Oates, A. S.
    2015 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2015,
  • [48] A NEMS-based sensor to monitor stress in deep sub-micron Cu/Low-k interconnects
    Wilson, C. J.
    Croes, K.
    Van Cauwenberghe, M.
    Tokei, Zs
    Beyer, G. P.
    Horsfall, A. B.
    O'Neill, A. G.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2009, 24 (11)
  • [49] Effect of mechanical strength and residual stress of dielectric capping layer on electromigration performance in Cu/low-k interconnects
    Lee, KW
    Shin, HJ
    Wee, YJ
    Kim, TK
    Kim, AT
    Kim, JH
    Choi, SM
    Suh, BS
    Lee, SJ
    Park, KK
    Lee, SJ
    Hwang, JW
    Nam, SW
    Moon, YJ
    Ku, JE
    Lee, HJ
    Kim, MY
    Oh, IH
    Maeng, JY
    Kim, IR
    Lee, JE
    Lee, SM
    Choi, WH
    Park, SJ
    Lee, NI
    Kang, HK
    Suh, GP
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 957 - 960
  • [50] Investigation of Vacancy Diffusion Path for Stress Migration Failure Mode in Highly Scaled Cu/Low-k Interconnects
    Chen, S. -F.
    Lu, Y. R.
    Lin, J. H.
    Lee, Y. -H.
    Chang, H. C.
    Wang, Y. C.
    Li, Hui.
    Lee, S. Y.
    Chiu, C. C.
    Wu, K.
    2014 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2014,
12345