共 50 条
- [1] Effect of collet on the die stress during die pick-up [J]. 8TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM 2024, 2024, : 13 - 15
- [3] Die stacking (3D) microarchitecture [J]. MICRO-39: PROCEEDINGS OF THE 39TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, 2006, : 469 - +
- [4] On the analysis of dynamic effect in the die pick-up process [J]. 2011 12TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY AND HIGH DENSITY PACKAGING (ICEPT-HDP), 2011, : 651 - 654
- [5] Challenges in 3D Die Stacking [J]. 2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 873 - 877
- [6] Analysis of Interfacial Peeling of an Ultrathin Silicon Wafer Chip in a Pick-Up Process Using an Air Blowing Method [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2016, 6 (11): : 1696 - 1702
- [9] Competing Fracture Modeling of Thin Chip Pick-Up Process [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2012, 2 (07): : 1217 - 1225
- [10] Enabling technologies for 3D chip stacking [J]. 2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 76 - 78