Ultrathin Die Pick-Up for 3D Chip Stacking

被引:1
|
作者
Kawano, Masaya [1 ]
Hirota, Naoya [2 ]
Lim, Sharon Pei-Siang [1 ]
Chong, Ser-Choong [1 ]
机构
[1] ASTAR, Inst Microelect, Singapore, Singapore
[2] Fusionopolis Way,08-02 Innovis Tower, Singapore 138634, Singapore
关键词
D O I
10.1109/eptc47984.2019.9026703
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Ultrathin die pick-up is studied for 3D IC applications. Failure modes are identified as follows: 1) no pick-up due to insufficient peeling; 2) die crack created by ejector; 3) neighboring die crack due to ejector push-up. Optimal dicing tape is selected along with pick-up process tuning. By using optimal dicing tape, pick-up process window is identified for 20 and 30 mu m thickness Si die with 8x8 and 12x12 mm die size. The failure modes of "die crack created by ejector" and "neighboring die crack" occur when push height is large and/or pickp-up time is short. The failure mode of "no pick-up" occurs at insufficient push height. Finally, pick-up conditions with 100% yield are identified with <= 1 sec pick-up time.
引用
收藏
页码:171 / 174
页数:4
相关论文
共 50 条
  • [1] Effect of collet on the die stress during die pick-up
    Palli, Siva Sai Kishore
    Vempaty, Venkata Rama Satya Pradeep
    Sim, Wen How
    Singh, Harjashan Veer
    [J]. 8TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM 2024, 2024, : 13 - 15
  • [2] (PI,D) PICK-UP REACTION
    BETZ, M
    KERMAN, AK
    [J]. NUCLEAR PHYSICS A, 1980, 345 (02) : 493 - 515
  • [3] Die stacking (3D) microarchitecture
    Black, Bryan
    Annavaram, Murali
    Brekelbaum, Ned
    DeVale, John
    Jiang, Lei
    Loh, Gabriel H.
    McCauley, Don
    Morrow, Pat
    Nelson, Donald W.
    Pantuso, Daniel
    Reed, Paul
    Rupley, Jeff
    Shankar, Sadasivan
    Shen, John
    Webb, Clair
    [J]. MICRO-39: PROCEEDINGS OF THE 39TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, 2006, : 469 - +
  • [4] On the analysis of dynamic effect in the die pick-up process
    Peng, Bo
    Huang, YongAn
    Yin, ZhouPing
    Xiong, YouLun
    [J]. 2011 12TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY AND HIGH DENSITY PACKAGING (ICEPT-HDP), 2011, : 651 - 654
  • [5] Challenges in 3D Die Stacking
    Grafe, Juergen
    Wahrmund, Wieland
    Dobritz, Stephan
    Wolf, Juergen
    Lang, Klaus-Dieter
    [J]. 2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 873 - 877
  • [6] Analysis of Interfacial Peeling of an Ultrathin Silicon Wafer Chip in a Pick-Up Process Using an Air Blowing Method
    Jeon, Eun-Beom
    Park, Sung-Hyeon
    Yoo, Yun-Sik
    Kim, Hak-Sung
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2016, 6 (11): : 1696 - 1702
  • [7] Analysis of interfacial peeling in IC chip pick-up process
    Peng, Bo
    Huang, YongAn
    Yin, ZhouPing
    Xiong, YouLun
    [J]. JOURNAL OF APPLIED PHYSICS, 2011, 110 (07)
  • [8] ANALYSIS OF (D,T) PICK-UP REACTIONS
    HAMBURGER, AI
    [J]. PHYSICAL REVIEW, 1960, 118 (05): : 1271 - 1278
  • [9] Competing Fracture Modeling of Thin Chip Pick-Up Process
    Peng, Bo
    Huang, Yongan
    Yin, Zhouping
    Xiong, Youlun
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2012, 2 (07): : 1217 - 1225
  • [10] Enabling technologies for 3D chip stacking
    Leduc, Patrick
    Di Cioccio, Lea
    Charlet, Barbara
    Rousseau, Maxime
    Assous, Myriamn
    Bouchu, David
    Roule, Anne
    Zussy, Marc
    Gueguen, Pierric
    Roman, Antonio
    Rozeau, Olivier
    Heitzmann, Michel
    Nieto, Jean-Pierre
    Vandroux, Laurent
    Haumesser, Paul-Henri
    Quenouillere, Remi
    Toffoli, Alain
    Sixt, Pierre
    Maitrejean, Sylvain
    Clavelier, Laurent
    Sillon, Nicolas
    [J]. 2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 76 - 78