Design of an All-Digital, Low Power Time-to-Digital Converter in 0.18μm CMOS

被引：0
|
作者：
Pokhara, Ankur [1 ]
Agrawal, Jatin
Mishra, Biswajit
机构：
[1] VLSI, Gandhinagar 382007, India
来源：
2017 7TH INTERNATIONAL SYMPOSIUM ON EMBEDDED COMPUTING AND SYSTEM DESIGN (ISED) | 2017年
关键词：
Time-to-Digital Converter; TDC; All-Digital; Low Power; CMOS ASIC;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A full custom, all digital, low power Time-to-Digital Converter (TDC) is proposed. The proposed architecture contains a 20-bit ripple counter, an encoder, an edge detector and a Ring Delay Line (RDL). The TDC core, has an active area of 0.026mm(2) implemented in 0.18 mu m CMOS technology that achieves a resolution of 586.4ps/LSB and 201.8ps/LSB, lower power consumption of 32.5 mu W and 315.5 mu W, with the distance calculation up to 2949.4km and 1015.7km at 1V and 1.8V respectively, making it feasible for time-of-flight measurement in space applications.
引用
收藏
页数：5
相关论文
共 50 条
  • [1] A LOW POWER TIME-TO-DIGITAL CONVERTER FOR ALL-DIGITAL PHASE-LOCKED LOOP
    Yu Guangming Wang YuYang Huazhong (Department of Electronic Engineering
    [J]. Journal of Electronics(China), 2011, 28 (03) : 402 - 408
  • [2] All-Digital CMOS Time-to-Digital Converter With Temperature-Measuring Capability
    Chen, Chun-Chi
    Chen, Chao-Lieh
    Fang, Wei
    Chu, Yen-Chan
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (09) : 2079 - 2083
  • [3] A LOW-POWER CMOS TIME-TO-DIGITAL CONVERTER
    RAISANENRUOTSALAINEN, E
    RAHKONEN, T
    KOSTAMOVAARA, J
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (09) : 984 - 990
  • [4] Low-power CMOS time-to-digital converter
    Univ of Oulu, Oulu, Finland
    [J]. IEEE J Solid State Circuits, 9 (984-990):
  • [5] Power-Efficient Time-to-Digital Converter for All-Digital Frequency Locked Loops
    Pasha, Muhammad Touqir
    Andersson, Niklas U.
    Vesterbacka, Mark
    [J]. 2015 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2015, : 300 - 303
  • [6] All-Digital Time-to-Digital Converter Design Methodology Based on Structured Data Paths
    Machado, Rui
    Cabral, Jorge
    Alves, Filipe Serra
    [J]. IEEE ACCESS, 2019, 7 : 108447 - 108457
  • [7] A low power high accuracy CMOS time-to-digital converter
    Chen, PK
    Liu, SI
    Wu, JS
    [J]. ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 281 - 284
  • [8] Analysis of Time-to-Digital Converter to Design a Low Power All Digital Phase Locked Loop
    Kumar, Sathish T. M.
    Periasamy, P. S.
    Nandhini, G.
    [J]. 2015 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, SIGNALS, COMMUNICATION AND OPTIMIZATION (EESCO), 2015,
  • [9] A High-Resolution Pipeline Time-to-Digital Converter in 0.18μm CMOS Technology
    Wang, Yongsheng
    Ye, Qiao
    Zhao, Han
    Liu, Xiaowei
    [J]. 2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 624 - 627
  • [10] An All-Digital PLL with a First Order Noise Shaping Time-to-Digital Converter
    Brandonisio, Francesco
    Maloberti, Franco
    [J]. 2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 241 - 244
12345