Energy and transition-aware runtime task scheduling for multicore processors

被引:27
|
作者
Shieh, Wann-Yun [1 ]
Pong, Chin-Ching [2 ]
机构
[1] Chang Gung Univ, Dept Comp Sci & Informat Engn, Hlth Aging Res Ctr, Tao Yuan 333, Taiwan
[2] Chang Gung Univ, Dept Comp Sci & Informat Engn, Tao Yuan 333, Taiwan
关键词
Transition-aware scheduling; Voltage transition overheads; Dynamic voltage scaling; Integer linear programming; Multicore real-time systems; REAL-TIME TASKS; DYNAMIC VOLTAGE; ALGORITHMS;
D O I
10.1016/j.jpdc.2013.05.003
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Many embedded or portable devices have large demands on running real-time applications. The designers start to adopt the multicore processors in these devices. The multi-core processors, however, cause much higher power consumption than ever before. To resolve this problem, many researchers have focused their studies on designing the energy-aware task scheduling algorithms for multicore processors. Conventional scheduling algorithms assumed that each core can operate under different voltage levels. However, they have not considered the effects of voltage transition overheads, which may defeat the benefit of task scheduling. In this paper, we aim to resolve this scheduling problem with voltage transition overhead consideration. We formalize this problem by an integer linear programming model and propose a heuristic algorithm for a runtime environment. The experimental results show that the proposed online heuristic algorithm can obtain the comparable results with the optimal scheduling derived by the offline integer linear programming approach. Crown Copyright (C) 2013 Published by Elsevier Inc. All rights reserved.
引用
收藏
页码:1225 / 1238
页数:14
相关论文
共 50 条
  • [11] Dynamic Task Graph Scheduling on Multicore Processors for Performance, Energy, and Temperature Optimization
    Sheikh, Hafiz Fahad
    Ahmad, Ishfaq
    2013 INTERNATIONAL GREEN COMPUTING CONFERENCE (IGCC), 2013,
  • [12] CATA: Criticality Aware Task Acceleration for Multicore Processors
    Castillo, Emilio
    Moreto, Miquel
    Casas, Marc
    Alvarez, Lluc
    Vallejo, Enrique
    Chronaki, Kallia
    Badia, Rosa
    Bosque, Jose Luis
    Beivide, Ramon
    Ayguade, Eduard
    Labarta, Jesus
    Valero, Mateo
    2016 IEEE 30TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS 2016), 2016, : 413 - 422
  • [13] KERNEL-TO-USER-MODE TRANSITION-AWARE HARDWARE SCHEDULING
    Markovic, Nikola
    Nemirovsky, Daniel
    Unsal, Osman
    Valero, Mateo
    Cristal, Adrian
    IEEE MICRO, 2015, 35 (04) : 37 - 47
  • [14] PATS: a Performance Aware Task Scheduler for Runtime Reconfigurable Processors
    Bauer, Lars
    Grudnitsky, Artjom
    Shafique, Muhammad
    Henkel, Joerg
    2012 IEEE 20TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2012, : 208 - 215
  • [15] Approximation-aware Task Deployment on Asymmetric Multicore Processors
    Mo, Lei
    Kritikakou, Angeliki
    Sentieys, Olivier
    2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2019, : 1513 - 1518
  • [16] A profiling based task scheduling approach for multicore network processors
    Tang, Feilong
    You, Ilsun
    Tang, Can
    Yu, Shui
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2015, 27 (04): : 855 - 869
  • [17] Communication-Aware Task Scheduling for Energy-Harvesting Nonvolatile Processors
    Wang, Yan
    Liu, Jinhui
    Hu, Jingtong
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (08) : 1796 - 1806
  • [18] A Thermal-Aware Scheduling Algorithm for Core Migration in Multicore Processors
    Eratne, Savithra
    Nair, Pradeep
    John, Eugene
    JOURNAL OF LOW POWER ELECTRONICS, 2015, 11 (02) : 103 - 111
  • [19] Heterogenity-aware Scheduling Research on Performance Asymmetric Multicore Processors
    Zhao S.
    Yang Q.-S.
    Li M.-S.
    Ruan Jian Xue Bao/Journal of Software, 2019, 30 (04): : 1164 - 1190
  • [20] Hardware-aware thread scheduling: the case of asymmetric multicore processors
    Peternier, Achille
    Ansaloni, Danilo
    Bonetta, Daniele
    Pautasso, Cesare
    Binder, Walter
    PROCEEDINGS OF THE 2012 IEEE 18TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS (ICPADS 2012), 2012, : 400 - 407