Design of Thermal Management Unit with Vertical Throttling Scheme for Proactive Thermal-aware 3D NoC Systems

被引:0
|
作者
Chen, Kun-Chih [1 ]
Lin, Shu-Yen
Wu, An-Yeu [1 ]
机构
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10617, Taiwan
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The three-dimensional Network-on-Chip (3D NoC) has been proposed to solve the complex on-chip communication issues. However, the thermal problems become more exacerbated because of the larger power density and the heterogeneous thermal conductance in different silicon layer of 3D NoC. To regulate the system temperature, the Dynamic Thermal Management (DTM) techniques will be triggered when the device is thermal-emergent. However, these kinds of reactive DTM schemes result in significant system performance degradation. In this paper, we propose a proactive DTM with vertical throttling (PDTM-VT) scheme, which is controlled by the distributed Thermal Management Unit (TMU) of each NoC node. Based on the expected temperature resulted from the proposed thermal prediction model, the TMU can early control the temperature of the thermal-emergent device. The experimental results show that the proposed thermal prediction model has less than 0.25% prediction error against actual temperature measurement within 50ms. Besides, the PDTM-VT can reduce 11.84%similar to 23.18% thermal-emergent nodes and improve 0.47%similar to 47.90% network throughput.
引用
收藏
页数:4
相关论文
共 50 条
  • [41] Dynamic Buffer Allocation for Thermal-aware 3D Network-on-Chip Systems
    Chou, Ciao-Ting
    Lin, Yen-Po
    Chiang, Kai-Yu
    Chen, Kun-Chih
    2017 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - TAIWAN (ICCE-TW), 2017,
  • [42] A Thermal-Aware On-Line Fault Tolerance Method for TSV Lifetime Reliability in 3D-NoC Systems
    Dang, Khanh N.
    Ahmed, Akram Ben
    Abdallah, Abderazek Ben
    Tran, Xuan-Tu
    IEEE ACCESS, 2020, 8 (08) : 166642 - 166657
  • [43] A novel thermal-aware structure of TSV cluster in 3D IC
    Hou, Ligang
    Fu, Jingyan
    Wang, Jinhui
    Gong, Na
    MICROELECTRONIC ENGINEERING, 2016, 153 : 110 - 116
  • [44] Thermal-aware 3D Symmetrical Buffered Clock Tree Synthesis
    Oh, Deok Keun
    Choi, Mu Jun
    Kim, Ju Ho
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2019, 24 (03)
  • [45] The Thermal-aware Floorplanning for 3D ICs using carbon nanotube
    Shi, Shengqing
    Zhang, Xi
    Luo, Rong
    PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 1155 - 1158
  • [46] Assessment of Thermal-aware Floorplans in a 3D IC for Server Applications
    Jung, Ki Wook
    Cho, Eunho
    Jo, Sungeun
    Ryu, Seunggeol
    Kim, Jaechoon
    Oh, Dan
    IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 1036 - 1047
  • [47] Thermal-aware 3D Symmetrical Buffered Clock Tree Synthesis
    Oh, Deok Keun
    Choi, Mu Jun
    Kim, Ju Ho
    2018 IEEE 36TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2018, : 9 - 16
  • [48] P* Admissible Thermal-Aware Matrix Floorplanner for 3D ICs
    Al Saleh, Dima
    Safari, Yousef
    Amik, Fahad Rahman
    Vaisband, Boris
    2023 IEEE 36TH INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE, SOCC, 2023, : 160 - 165
  • [49] Thermal-aware Floorplanning Guidelines for 3D ICs with Integrated Microchannels
    Zajac, Piotr
    Galicia, Melvin
    Napieralski, Andrzej
    PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM (MIXDES 2018), 2018, : 258 - 261
  • [50] Kalman Predictor-Based Proactive Dynamic Thermal Management for 3-D NoC Systems With Noisy Thermal Sensors
    Fu, Yuxiang
    Li, Li
    Wang, Kun
    Zhang, Chuan
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (11) : 1869 - 1882