共 50 条
- [41] Dynamic Buffer Allocation for Thermal-aware 3D Network-on-Chip Systems 2017 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - TAIWAN (ICCE-TW), 2017,
- [45] The Thermal-aware Floorplanning for 3D ICs using carbon nanotube PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 1155 - 1158
- [46] Assessment of Thermal-aware Floorplans in a 3D IC for Server Applications IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 1036 - 1047
- [47] Thermal-aware 3D Symmetrical Buffered Clock Tree Synthesis 2018 IEEE 36TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2018, : 9 - 16
- [48] P* Admissible Thermal-Aware Matrix Floorplanner for 3D ICs 2023 IEEE 36TH INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE, SOCC, 2023, : 160 - 165
- [49] Thermal-aware Floorplanning Guidelines for 3D ICs with Integrated Microchannels PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM (MIXDES 2018), 2018, : 258 - 261