Low-power bit-serial Viterbi decoder for 3rd generation W-CDMA systems

被引:5
|
作者
Suzuki, H [1 ]
Chang, YN [1 ]
Parhi, KK [1 ]
机构
[1] Kawasaki Steel Corp, LSI Div, Chiba 260, Japan
关键词
D O I
10.1109/CICC.1999.777350
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a low-power bit-serial Viterbi decoder chip with the coding rate r = 1/3 and the constraint length K = 9 (256 states). This chip is targeted for high speed convolutional decoding for next generation wireless applications. The Add-Compare-Select (ACS) units have been designed using bit-serial arithmetic and a power efficient trace-back scheme and an application-specific memory have been developed for the trace-back operation. The chip was implemented using 0.5 mu m CMOS technology and is operative at 20Mbps under 3.3V and at 2Mbps under 1.8V. The power dissipation is only 9.8mW at 2Mbps operation under 1.8V.
引用
收藏
页码:589 / 592
页数:4
相关论文
共 40 条
  • [31] Low-Power 3rd order ΣΔ Modulator in CMOS 90-nm for sensor interface applications
    Giuffredi, Luca
    Pietrini, Giorgio
    Ronchi, Marco
    Magnanini, Alessandro
    Boni, Andrea
    2015 IEEE 13TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2015,
  • [32] A clock-less ultra-low power bit-serial LVDS link for Address-Event multi-chip systems
    Qiao, Ning
    Indiveri, Giacomo
    2018 24TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC), 2018, : 93 - 101
  • [33] A low-jitter added SSCG with seamless phase selection and fast AFC for 3rd generation serial-ATA
    Shin, Jongshin
    Seo, Ilwon
    Kim, JiYoung
    Yang, Seung-Hee
    Kim, Chiwon
    Pak, Jaehyun
    Kim, Hyungoo
    Kwak, Myoungbo
    Hong, GhyBoong
    PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, : 409 - 412
  • [34] Reliability Studies of a 10nm High-performance and Low-power CMOS Technology Featuring 3rd Generation FinFET and 5th Generation HK/MG
    Rahman, Anisur
    Dacuna, Javier
    Nayak, Pinakpani
    Leatherman, Gerald
    Ramey, Stephen
    2018 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2018,
  • [35] A 0.8 V Low-Power 3rd order Sigma-Delta Modulator in 22 nm FDSOI CMOS Process for Sensor Interfaces
    Bora, Pragoti Pran
    Borggreve, David
    Vanselow, Frank
    Isa, Erkan
    Maurer, Linus
    2019 17TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2019,
  • [36] A low-power highly-integrated MPEG1/2 audio layer 3 (MP3) decoder for CD-based systems
    Cloetens, H
    Hahn, R
    Hooser, B
    Lenke, F
    PROCEEDINGS OF THE IEEE 2002 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2002, : 171 - 174
  • [37] A high-throughput low-power fully parallel 1024-bit 1/2-rate low density parity check code decoder in 3-dimensional integrated circuits*
    Zhou, Lili
    Wakayama, Cherry
    Jangkrajarng, Nuttorn
    Hu, Bo
    Shi, C. -J. Richard
    ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 92 - +
  • [38] Power generation from low temperature geothermal heat (3rd rep. optimization of the cycle conditions using heat exchanger's specifications)
    Akasaka, R.
    Suzuki, H.
    Hirowatari, K.
    Sonoda, D.
    Takenami, M.
    Ito, T.
    Memoirs of the Graduate School of Engineering, Kyushu University, 2000, 60 (02): : 35 - 58
  • [39] A 10nm High Performance and Low-Power CMOS Technology Featuring 3rd Generation FinFET Transistors, Self-Aligned Quad Patterning, Contact over Active Gate and Cobalt Local Interconnects
    Auth, C.
    Aliyarukunju, A.
    Asoro, M.
    Bergstrom, D.
    Bhagwat, V.
    Birdsall, J.
    Bisnik, N.
    Buehler, M.
    Chikarmane, V.
    Ding, G.
    Fu, Q.
    Gomez, H.
    Han, W.
    Hanken, D.
    Haran, M.
    Hattendorf, M.
    Heussner, R.
    Hiramatsu, H.
    Ho, B.
    Jaloviar, S.
    Jin, I.
    Joshi, S.
    Kirby, S.
    Kosaraju, S.
    Kothari, H.
    Leatherman, G.
    Lee, K.
    Leib, J.
    Madhavan, A.
    Maria, K.
    Meyer, H.
    Mule, T.
    Parker, C.
    Parthasarathy, S.
    Pelto, C.
    Pipes, L.
    Post, I.
    Prince, M.
    Rahman, A.
    Rajamani, S.
    Saha, A.
    Santos, J. Dacuna
    Sharma, M.
    Sharma, V.
    Shin, J.
    Sinha, R.
    Smith, R.
    Sprinkle, M.
    St Amour, A.
    Staus, C.
    2017 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2017,
  • [40] Removal of NOx contained in combustion exhaust gas by N2 plasma injection [3rd Report, Small-size low-power generator and (N2+Ar) mixing plasma]
    Morimune, Takaaki
    Tsukakoshi, Takanori
    Nippon Kikai Gakkai Ronbunshu, B Hen/Transactions of the Japan Society of Mechanical Engineers, Part B, 1994, 60 (570): : 687 - 692