Low-power bit-serial Viterbi decoder for 3rd generation W-CDMA systems

被引：5
|
作者：
Suzuki, H [1 ]
Chang, YN [1 ]
Parhi, KK [1 ]
机构：
[1] Kawasaki Steel Corp, LSI Div, Chiba 260, Japan
来源：
PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 1999年
关键词：
D O I：
10.1109/CICC.1999.777350
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents a low-power bit-serial Viterbi decoder chip with the coding rate r = 1/3 and the constraint length K = 9 (256 states). This chip is targeted for high speed convolutional decoding for next generation wireless applications. The Add-Compare-Select (ACS) units have been designed using bit-serial arithmetic and a power efficient trace-back scheme and an application-specific memory have been developed for the trace-back operation. The chip was implemented using 0.5 mu m CMOS technology and is operative at 20Mbps under 3.3V and at 2Mbps under 1.8V. The power dissipation is only 9.8mW at 2Mbps operation under 1.8V.
引用
收藏
页码：589 / 592
页数：4
相关论文
共 40 条
  • [1] Low-power bit-serial viterbi decoder for 3rd generation W-CDMA systems
    Suzuki, Hiroshi
    Chang, Yun-Nan
    Parhi, Keshab K.
    Proceedings of the Custom Integrated Circuits Conference, 1999, : 589 - 592
  • [2] Low-power bit-serial Vviterbi decoder for next generation wide-band CDMA systems
    Suzuki, H
    Chang, YN
    Parhi, KK
    ICASSP '99: 1999 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, PROCEEDINGS VOLS I-VI, 1999, : 1913 - 1916
  • [3] A K=3, 2Mbps low power Turbo decoder for 3rd generation W-CDMA systems
    Suzuki, H
    Wang, ZF
    Parhi, KK
    PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 39 - 42
  • [4] Low-power Viterbi decoder for CDMA mobile terminals
    Kang, IY
    Willson, AN
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (03) : 473 - 482
  • [5] Low-power design for cell search in W-CDMA
    Li, CF
    Chu, YS
    Sheen, WH
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4, PROCEEDINGS, 2004, : 105 - 108
  • [6] Implementation of channel decoding and other bit rate processing algorithms for 3rd Generation W-CDMA mobile terminals
    Woodard, J
    Fisher-Jeffes, T
    IEEE VTC 53RD VEHICULAR TECHNOLOGY CONFERENCE, SPRING 2001, VOLS 1-4, PROCEEDINGS, 2001, : 2685 - 2689
  • [7] A low-power state-sequential Viterbi decoder for CDMA digital cellular applications
    Kang, IY
    Willson, AN
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 272 - 275
  • [8] A design for a low-power digital matched filter applicable to W-CDMA
    Goto, S
    Yamada, T
    Takayama, N
    Matsushita, Y
    Harada, Y
    Yasuura, H
    EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS: ARCHITECTURES, METHODS AND TOOLS, 2002, : 210 - 217
  • [9] A low-power ASIC design for cell search in the W-CDMA system
    Li, CF
    Chu, YS
    Sheen, WH
    Tian, FC
    Ho, JS
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (05) : 852 - 857
  • [10] Design and implementation of a turbo decoder for 3G W-CDMA systems
    Zeng, XJ
    Hong, ZL
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2002, 48 (02) : 284 - 291
1234